Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

LM3204 Datasheet(Fiches technique) 2 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Numéro de pièce LM3204
Description  Miniature, Adjustable, Step-Down DC-DC Converter with Bypass Mode for RF Power Amplifiers
Télécharger  16 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  NSC [National Semiconductor (TI)]
Site Internet  http://www.national.com
Logo 

LM3204 Datasheet(HTML) 2 Page - National Semiconductor (TI)

 
Zoom Inzoom in Zoom Outzoom out
 2 / 16 page
background image
Connection Diagrams
20138902
Top View
20138903
Bottom View
10–Bump Thin Micro SMD Package, Large Bump
See NS Package Number TLP10NHA
Order Information
Order Number
Package Marking (Note)
Supplied As
LM3204TL
XYTT SJDB
250 Units, Tape and Reel
LM3204TLX
XYTT SJDB
3000 Units, Tape and Reel
Note: The package marking “XY” designates the date code. “TT” is a NSC internal code for die traceability.
Pin Description
Pin #
Name
Description
A1
V
DD
Analog Supply Input. A 0.1µF ceramic capacitor is recommended to be placed as close to this pin
as possible. (Figure 1)
B1
V
CON
Voltage Control Analog input. V
CON controls VOUT in PWM mode. Set: VOUT =3xVCON. Do not
leave floating.
C1
FB
Feedback Analog Input. Connect to the output at the output filter capacitor. (Figure 1)
D1
BYP
Bypass. Use this digital input to command operation in Bypass mode. Set BYP low (<0.4V) for
normal operation.
D2
EN
Enable Input. Set this digital input high (>1.2V) after Vin >2.7V for normal operation. For
shutdown, set low (<0.4V).
D3
PGND
Power Ground
C3
SW
Switching Node connection to the internal PFET switch and NFET synchronous rectifier.
Connect to an inductor with a saturation current rating that exceeds the maximum Switch Peak
Current Limit specification of the LM3204.
B3
PV
IN
Power Supply Voltage Input to the internal PFET switch and Bypass FET. (Figure 1)
A3
BYPOUT
Bypass FET Drain. Connect to the output capacitor. (Figure 1) Do not leave floating.
A2
SGND
Analog and Control Ground
www.national.com
2


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download




Lien URL



Privacy Policy
ALLDATASHEET.FR
AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicit   |   Contactez-nous   |   Politique de confidentialit   |   Echange de liens   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn