ADN2807ACP datasheet(8/20 Pages) AD

No de pièce	ADN2807ACP

Description	155/622 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp

Download	20 Pages

Scroll/Zoom	100%

Fabricant	AD [Analog Devices]

Site Internet	http://www.analog.com

Logo

8 / 20 page

ADN2807

Rev. A | Page 8 of 20

DEFINITION OF TERMS

MAXIMUM, MINIMUM, AND TYPICAL

SPECIFICATIONS

Specifications for every parameter are derived from statistical

analyses of data taken on multiple devices from multiple wafer

lots. Typical specifications are the mean of the distribution of

the data for that parameter. If a parameter has a maximum (or a

minimum) value, that value is calculated by adding to (or

subtracting from) the mean six times the standard deviation of

the distribution. This procedure is intended to tolerate pro-

duction variations. If the mean shifts by 1.5 standard deviations,

the remaining 4.5 standard deviations still provide a failure rate

of only 3.4 parts per million. For all tested parameters, the test

limits are guardbanded to account for tester variation, and

therefore guarantee that no device is shipped outside of data

sheet specifications.

INPUT SENSITIVITY AND INPUT OVERDRIVE

Sensitivity and overdrive specifications for the quantizer involve

offset voltage, gain, and noise. The relationship between the

logic output of the quantizer and the analog voltage input is

shown in Figure 8. For sufficiently large positive input voltage,

the output is always Logic 1; similarly for negative inputs, the

output is always Logic 0. However, the transitions between

output Logic Levels 1 and 0 are not at precisely defined input

voltage levels, but occur over a range of input voltages. Within

this zone of confusion, the output may be either 1 or 0, or it may

even fail to attain a valid logic state. The width of this zone is

determined by the input voltage noise of the quantizer. The

center of the zone of confusion is the quantizer input offset

voltage. Input overdrive is the magnitude of signal required to

guarantee a correct logic level with a 1 × 10–10 confidence level.

0

1

INPUT (V p-p)

OUTPUT

NOISE

SENSITIVITY

(2

× OVERDRIVE)

OFFSET

OVERDRIVE

Figure 8. Input Sensitivity and Input Overdrive

SINGLE-ENDED VS. DIFFERENTIAL

AC coupling is typically used to drive the inputs to the

quantizer. The inputs are internally dc-biased to a common-

mode potential of ~0.6 V. Driving the ADN2807 single-ended

and observing the quantizer input with an oscilloscope probe at

the point indicated in Figure 9 shows a binary signal with

average value equal to the common-mode potential and

instantaneous values both above and below the average value. It

is convenient to measure the peak-to-peak amplitude of this

signal and call the minimum required value the quantizer

sensitivity. Referring to Figure 8, since both positive and

negative offsets need to be accommodated, the sensitivity is

twice the overdrive.

50

Ω

50

Ω

QUANTIZER

+

ADN2807

VREF

SCOPE

PROBE

VREF

10mV p-p

Figure 9. Single-Ended Sensitivity Measurement

50

Ω

50

Ω

QUANTIZER

+

ADN2807

VREF

NIN

SCOPE

PROBE

VREF

5mV p-p

Figure 10. Differential Sensitivity Measurement

Driving the ADN2807 differentially (Figure 10), sensitivity

seems to improve by observing the quantizer input with an

oscilloscope probe. This is an illusion caused by the use of a

single-ended probe. A 5 mV p-p signal appears to drive the

ADN2807 quantizer. However, the single-ended probe measures

only half the signal. The true quantizer input signal is twice this

value since the other quantizer input is complementary to the

signal being observed.

Numéro de pièce similaire - ADN2807ACP

Fabricant	No de pièce	Fiches technique	Description
Analog Devices	ADN2807	534Kb / 20P	155/622 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp REV. A

More results

Description similaire - ADN2807ACP

Fabricant	No de pièce	Fiches technique	Description
Analog Devices	ADN2807	534Kb / 20P	155/622 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp REV. A
	ADN2814	336Kb / 28P	Continuous Rate 12.3 Mb/s to 675 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp Rev. PrA
	ADN2804	460Kb / 24P	622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier REV. 0
	ADN2804	418Kb / 24P	622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier REV. D
TriQuint Semiconductor	TQ8103	194Kb / 9P	622 Mb/s Clock & Data Recovery
Analog Devices	ADN2813	522Kb / 28P	Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp REV. 0
	ADN2812	478Kb / 28P	Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp REV. 0
	ADN2819	570Kb / 24P	Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp REV. B
	ADN2813	435Kb / 28P	Data Recovery IC with Integrated Limiting Amp REV. C
	ADN2819	585Kb / 24P	Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp REV. B

More results

ADN2807ACP Fiches technique(PDF) 8 Page - Analog Devices

ADN2807ACP Fiches technique(HTML) 8 Page - Analog Devices

Numéro de pièce similaire - ADN2807ACP

Description similaire - ADN2807ACP

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Fiches technique Télécharger

Lien URL