Moteur de recherche de fiches techniques de composants électroniques |
|
BQ79600-Q1 Fiches technique(PDF) 55 Page - Texas Instruments |
|
BQ79600-Q1 Fiches technique(HTML) 55 Page - Texas Instruments |
55 / 71 page 8 Application and Implementation Note Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality. 8.1 Application Information This section is concerned with the external operation, what external components are required to add to the device to make it usable in a particular design, and how to calculate the values for those external components. 8.2 Typical Applications 8.2.1 Bridge With Reverse Wakeup in UART The following application circuit is used when user chooses to use UART interface and any of those features: reverse wakeup, ring architecture, fault/heartbeat tone. MCU GPIO2 GPIO1 VIO GND BQ79600-Q1 VIO GND NFAULT SBC (PMIC) KEY ON 5.5V-40V 3.3V/5V Real Time Clock CAN_WK AFE fault nCS nUART/SPI (SPI_RDY) SCLK MOSI/RX MISO/TX GPIO3 GPIO4 GPIO5 GPIO0 0.1uF 100K 12V Battery 0.22uF 10K 100K 10K DVDD GND CVDD COMHP COMHN COMLP COMLN BAT INH Low Voltage Domain How Voltage Domain 10 GND 50V 0.1uF 0.22uF Twisted pair cabling 100pF 100pF 1K BQ battery monitor Cap/ Cap+choke/ XFMR Isolation 1K Cap/ Cap+choke/ XFMR Isolation BQ battery monitor 100pF 100pF 100pF 100pF Ratio:1 to 1 51 51 PESD5V0L2BT 51 51 PESD5V0L2BT Figure 8-1. Typical Bridge with Reverse Wakeup in UART Applications Circuit 8.2.1.1 Design Requirements Table 8-1 describes the design parameters. Table 8-1. Recommended Design Requirement PARAMETER VALUE UART speed 1Mbps 8.2.1.2 Detailed Design Procedure 8.2.1.2.1 MCU Interface (UART, NFAULT) To select UART interface, connect nCS, nUART/SPI and SCLK pins to GND. UART interface includes RX/TX pins. They are pulled up through a 10-100kΩ resistor to VIO like figure above. NFAULT pin, if not used, connect to GND. Otherwise, pull it up wtih 100kΩ to VIO. 8.2.1.2.2 Daisy Chain Interface Given that galvanic isolation is expected between BQ79600-Q1 and stack BQ devices, transformer isolation is recommended. Section 8.2.1 shows the interface components values. www.ti.com BQ79600-Q1 SLUSDS1A – NOVEMBER 2019 – REVISED AUGUST 2020 Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 55 Product Folder Links: BQ79600-Q1 |
Numéro de pièce similaire - BQ79600-Q1_V01 |
|
Description similaire - BQ79600-Q1_V01 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |