Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

NBLVEP16VR Fiches technique(PDF) 1 Page - ON Semiconductor

No de pièce NBLVEP16VR
Description  2.5V/3.3V/5V ECL Differential Receiver/Driver with Oscillator Gain Stage and Enabled High Gain Outputs
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ONSEMI [ON Semiconductor]
Site Internet  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

NBLVEP16VR Fiches technique(HTML) 1 Page - ON Semiconductor

  NBLVEP16VR Datasheet HTML 1Page - ON Semiconductor NBLVEP16VR Datasheet HTML 2Page - ON Semiconductor NBLVEP16VR Datasheet HTML 3Page - ON Semiconductor NBLVEP16VR Datasheet HTML 4Page - ON Semiconductor NBLVEP16VR Datasheet HTML 5Page - ON Semiconductor NBLVEP16VR Datasheet HTML 6Page - ON Semiconductor NBLVEP16VR Datasheet HTML 7Page - ON Semiconductor NBLVEP16VR Datasheet HTML 8Page - ON Semiconductor NBLVEP16VR Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 14 page
background image
Publication Order Number:
NBLVEP16VR/D
© Semiconductor Components Industries, LLC, 2003
December, 2003 − Rev. 2
1
NBLVEP16VR
2.5V/3.3V/5VECL
Differential Receiver/Driver
with Oscillator Gain Stage
and Enabled High Gain
Outputs
The NBLVEP16VR is an ECL/LVPECL oscillator gain stage with
high−gain output buffers, selectable output enable and a feedback
buffer. The NBLVEP16VR is a solution for crystal oscillators and
SAW−based voltage−controlled oscillators.
Q and Q Outputs have Selectable 4 mA or 8 mA, Self Bias Current
Sources
QHG and QHG have a Selectable 10 mA, Self Bias Current Sources
Synchronous Output Enable of the High−Gain Outputs with
Selectable Disabled State
Selectable LVCMOS/LVTTL or LVPECL Level Input of the Output
Enable Pin
Maximum Frequency > 2.5 GHz Typical
(LV)PECL Mode Operating Range: V
CC = 2.375 V to 5.5 V with
VEE = 0 V
NECL Mode Operating Range: V
CC = 0 V with
VEE = −2.375 V to −5.5 V
Temperature Compensated Inputs and Outputs
Excellent Clock Input Sensitivity
V
BB Output Supports Current Source/Sink Capability up to a
Robust 1.5 mA
Q
Q
D
D
VBB
OD_MODE
EN
Figure 1. Logic Diagram
CS_SEL
QHG
VEE
QHG
VEEP
EN_SEL
Q
Q
0
1
LVCMOS/LVTTL
Threshold
470
W
470
W
10 mA ea. (opt.)
4 mA ea.
4 mA ea. (opt.)
VBB
VBB_ADJ
LEN
LATCH
Q
D
Device
Package
Shipping
ORDERING INFORMATION
NBLVEP16VRMN
QFN−16
123 / Rail
NBLVEP16VRMNR2
QFN−16
3000/ Tape &
Reel
QFN−16
MN SUFFIX
CASE 485G
MARKING DIAGRAM
http://onsemi.com
XXXX
XXXX
ALYW
XXXX = Device Code
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
Bottom View
NBWLVEP16VR
Wafer
Refer to
Note 1.
1. Contact Sales Representative.
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14 


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn