Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

LM32CIMT Fiches technique(PDF) 10 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
No de pièce LM32CIMT
Description  Dual Thermal Diode Temperature Sensor with SensorPath Bus
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  NSC [National Semiconductor (TI)]
Site Internet  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM32CIMT Fiches technique(HTML) 10 Page - National Semiconductor (TI)

Back Button LM32CIMT Datasheet HTML 6Page - National Semiconductor (TI) LM32CIMT Datasheet HTML 7Page - National Semiconductor (TI) LM32CIMT Datasheet HTML 8Page - National Semiconductor (TI) LM32CIMT Datasheet HTML 9Page - National Semiconductor (TI) LM32CIMT Datasheet HTML 10Page - National Semiconductor (TI) LM32CIMT Datasheet HTML 11Page - National Semiconductor (TI) LM32CIMT Datasheet HTML 12Page - National Semiconductor (TI) LM32CIMT Datasheet HTML 13Page - National Semiconductor (TI) LM32CIMT Datasheet HTML 14Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 24 page
background image
1.0 Functional Description (Continued)
Signal labels that begin with the label Slv_ depict the drive by
the LM32. All other signals show what would be seen when
probing SWD for a particular function (e.g. "Master Wr 0" is
the Master transmitting a Data Bit with the value of 0).
1.2.1 Bus Inactive
The bus is inactive when the SWD signal is high for a period
of at least t
INACT. The bus is inactive between each "bit
signal".
1.2.2 Data Bit 0 and 1
All Data Bit signal transfers are started by the master. A Data
Bit 0 is indicated by a "short" pulse; a Data Bit 1 is indicated
by a longer pulse. The direction of the bit is relative to the
master, as follows:
Data Write - a Data Bit transferred from the master to the
LM32.
Data Read - a Data Bit transferred from the LM32 to the
master.
A master must monitor the bus as inactive before starting a
Data Bit (Read or Write).
A master initiates a data write by driving the bus active (low
level) for the period that matches the data value (t
Mtr0 or tMtr1
for a write of "0" or "1", respectively). The LM32 will detect
that the SWD becomes active within a period of t
SFEdet, and
will start measuring the duration that the SWD is active in
order to detect the data value.
A master initiates a data read by driving the bus for a period
of t
Mtr0. The LM32 will detect that the SWD becomes active
within a period of t
SFEdet. For a data read of "0", the LM32
will not drive the SWD. For a data read of "1" the LM32 will
start within t
SFEdet to drive the SWD low for a period of
t
SLout1. Both master and LM32 must monitor the time at
which the bus becomes inactive to identify a data read of "0"
or "1".
During each Data Bit, both the master and all the LM32s
must monitor the bus (the master for Attention Request and
Reset; the LM32s for Start Bit, Attention Request and Reset)
by measuring the time SWD is active (low). If a Start Bit,
Attention Requests or Reset "bit signal" is detected, the
current "bit signal" is not treated as a Data Bit.
Note that the bit rate of the protocol varies depending on the
data transferred. Thus, the LM32 has a value of "0" in
reserved or unused register bits for bus bandwidth efficiency.
1.2.3 Start Bit
A master must monitor the bus as inactive before beginning
a Start Bit.
The master uses a Start Bit to indicate the beginning of a
transfer. LM32s will monitor for Start Bits all the time, to allow
synchronization of transactions with the master. If a Start Bit
occurs in the middle of a transaction, the LM32 being ad-
dressed will abort the current transaction. In this case the
transaction is not "completed" by the LM32 (see Section 1.3
"SensorPath Bus Transactions").
During each Start Bit, both the master and all the LM32s
must monitor the bus for Attention Request and Reset, by
measuring the time SWD is active (low). If an Attention
Request or Reset condition is detected, the current "bit
signal" is not treated as a Start Bit. The master may attempt
to send the Start Bit at a later time.
1.2.4 Attention Request
The LM32 may initiate an Attention Request when the Sen-
sorPath bus is inactive.
Note that a Data Bit, or Start Bit, from the master may start
simultaneously with an Attention Request from the LM32. In
addition, two LM32s may start an Attention Request simul-
taneously. Due to its length, the Attention Request has pri-
ority over any other "bit signal", except Reset. Conflict with
Data Bits and Start Bits are detected by all the devices, to
allow the bits to be ignored and re-issued by their originator.
The LM32 will either check to see that the bus is inactive
before starting an Attention Request, or start the Attention
Request within the t
SFEdet time interval after SWD becomes
active. The LM32 will drive the signal low for t
SLoutA time.
After this, both the master and the LM32 must monitor the
bus for a Reset Condition. If a Reset condition is detected,
the current "bit signal" is not treated as an Attention Request.
After Reset, an Attention Request can not be sent before the
master has sent 14 Data Bits on the bus. See Section 1.3.5
for further details on Attention Request generation.
1.2.5 Bus Reset
The LM32 issues a Reset at power up. The master must also
generate a Bus Reset at power-up for at least the minimum
reset time, it must not rely on the LM32. SensorPath puts no
limitation on the maximum reset time of the master. Follow-
ing a Bus Reset, the LM32 may generate an Attention Re-
quest only after the master has sent 14 Data Bits on the bus.
See Section 1.3.5 for further details on Attention Request
generation.
1.3 SensorPath BUS TRANSACTIONS
SensorPath is designed to work with a single master and up
to seven slave devices. Each slave has a unique address.
The LM32 supports up to 2 device addresses that are se-
lected by the state of the address pin ADD. The Register Set
of the LM32 is defined in Section 2.0.
1.3.1 Bus Reset Operation
A Bus Reset Operation is global on the bus and affects only
the communication interface of all the devices connected to
it. The Bus Reset operation does not affect either the con-
tents of the device registers, or device operation, to the
extent defined in LM32 Register Set, see Section 2.0.
The Bus Reset operation is performed by generating a Reset
signal on the bus. The master must apply Reset after power-
up, and before it starts operation. The Reset signal end will
be monitored by all the LM32s on the bus.
After the Reset Signal the SensorPath specification requires
that the master send a sequence of 8 Data Bits with a value
of "0", without a preceding Start Bit. This is required to
enable slaves that "train" their clocks to the bit timing. The
LM32 does not require nor does it support clock training.
www.national.com
10


Numéro de pièce similaire - LM32CIMT

FabricantNo de pièceFiches techniqueDescription
logo
National Semiconductor ...
LM32 NSC-LM32 Datasheet
268Kb / 12P
   Series 3-Terminal Negative Regulators
LM32 NSC-LM32 Datasheet
281Kb / 14P
   Precision Timers
LM32 NSC-LM32 Datasheet
210Kb / 8P
   3-Terminal Negative Regulators
LM32 NSC-LM32 Datasheet
237Kb / 9P
   Low Power Single Op Amp
LM32 NSC-LM32 Datasheet
222Kb / 8P
   Dual Voltage Regulator
More results

Description similaire - LM32CIMT

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
LM95010 TI1-LM95010 Datasheet
1Mb / 28P
[Old version datasheet]   Digital Temperature Sensor with SensorPath Bus
logo
National Semiconductor ...
LM41 NSC-LM41 Datasheet
367Kb / 27P
   Hardware Monitor with Thermal Diode Inputs and SensorPath??Bus
LM96011 NSC-LM96011 Datasheet
80Kb / 2P
   Hardware Monitor with Thermal Diode Input and SensorPath??Bus
LM40 NSC-LM40 Datasheet
369Kb / 27P
   Hardware Monitor with Dual Thermal Diodes and SensorPath Bus
logo
Texas Instruments
TMP141 TI-TMP141 Datasheet
295Kb / 19P
[Old version datasheet]   Digital Out Temperature Sensor with Single-Wire SensorPath Bus
logo
National Semiconductor ...
LM95010 NSC-LM95010 Datasheet
275Kb / 19P
   Digital Temperature Sensor with SensorPath??Bus in MSOP8 Package
logo
Texas Instruments
TMP141AIDGKRG4 TI-TMP141AIDGKRG4 Datasheet
651Kb / 24P
[Old version datasheet]   Digital Out Temperature Sensor with Single-Wire SensorPath Bus
logo
SMSC Corporation
EMC1423 SMSC-EMC1423_12 Datasheet
812Kb / 51P
   1째C Temperature Sensor with Hardware Thermal Shutdown
EMC1422 SMSC-EMC1422 Datasheet
638Kb / 36P
   1C Temperature Sensor with Hardware Thermal Shutdown
EMC1422 SMSC-EMC1422_08 Datasheet
632Kb / 38P
   1째C Temperature Sensor with Hardware Thermal Shutdown
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com