Moteur de recherche de fiches techniques de composants électroniques |
|
CS8421-DZZ Fiches technique(PDF) 11 Page - Cirrus Logic |
|
CS8421-DZZ Fiches technique(HTML) 11 Page - Cirrus Logic |
11 / 36 page CS8421 DS641PP1 11 CS8421 VD VL Serial Audio Source ILRCK ISCLK SDIN BYPASS +2.5 V +3.3 V or +5.0 V 0.1 µF0.1 µF Serial Audio Input Device OLRCK OSCLK SDOUT XTI RST SRC_UNLOCK SAOF TDM_IN Hardware Control Settings GND SAIF MS_SEL GND ** 1 k Ω * Figure 6. Typical Connection Diagram, No External Master Clock * When no external master clock is supplied to the part, both input and output must be set to salve mode for the part to operate properly. This is done by connecting the MS_SEL pin to ground through a resis- tance of 0 Ω to 1 kΩ ± 1% as stated in Table 1, “Serial Audio Port Master/Slave and Clock Ratio Select Startup Options (MS_SEL),” on page 13 ** The connection (VL or GND) and value of these two resistors determines the mode of operation for the input and output serial ports as described in Table 1, “Serial Audio Port Master/Slave and Clock Ratio Select Startup Options (MS_SEL)", Table 2, “Serial Audio Input Port Startup Options (SAIF)", and Table 3, “Serial Audio Output Port Startup Options (SAOF)", all on page 13. |
Numéro de pièce similaire - CS8421-DZZ |
|
Description similaire - CS8421-DZZ |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |