Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

74AUP1G79GW Fiches technique(PDF) 4 Page - NXP Semiconductors

No de pièce 74AUP1G79GW
Description  Low-power D-type flip-flop; positive-edge trigger
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  PHILIPS [NXP Semiconductors]
Site Internet  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74AUP1G79GW Fiches technique(HTML) 4 Page - NXP Semiconductors

  74AUP1G79GW Datasheet HTML 1Page - NXP Semiconductors 74AUP1G79GW Datasheet HTML 2Page - NXP Semiconductors 74AUP1G79GW Datasheet HTML 3Page - NXP Semiconductors 74AUP1G79GW Datasheet HTML 4Page - NXP Semiconductors 74AUP1G79GW Datasheet HTML 5Page - NXP Semiconductors 74AUP1G79GW Datasheet HTML 6Page - NXP Semiconductors 74AUP1G79GW Datasheet HTML 7Page - NXP Semiconductors 74AUP1G79GW Datasheet HTML 8Page - NXP Semiconductors 74AUP1G79GW Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 20 page
background image
9397 750 14682
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 — 12 September 2005
4 of 20
Philips Semiconductors
74AUP1G79
Low-power D-type flip-flop; positive-edge trigger
7.2 Pin description
8.
Functional description
8.1 Function table
[1]
H = HIGH voltage level;
L = LOW voltage level;
↑ = LOW-to-HIGH CP transition;
X = don’t care;
q = lower case letter indicates the state of referenced input, one set-up time prior to the LOW-to-HIGH
CP transition.
9.
Limiting values
Table 4:
Pin description
Symbol
Pin
Description
TSSOP5
XSON6
D
1
1
data input D
CP
2
2
clock pulse input CP
GND
3
3
ground (0 V)
Q
4
4
data output Q
n.c.
-
5
not connected
VCC
5
6
supply voltage
Table 5:
Function table [1]
Input
Output
CP
D
Q
LL
HH
LX
q
Table 6:
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to
GND (ground = 0 V).
Symbol
Parameter
Conditions
Min
Max
Unit
VCC
supply voltage
−0.5
+4.6
V
IIK
input clamping
current
VI <0V
-
−50
mA
VI
input voltage
[1]
−0.5
+4.6
V
IOK
output clamping
current
VO >VCC or VO <0V
-
±50
mA
VO
output voltage
active mode
[1]
−0.5
VCC + 0.5 V
Power-down mode
[1]
−0.5
+4.6
V
IO
output current
VO =0 VtoVCC
-
±20
mA
ICC
quiescent supply
current
-
+50
mA


Numéro de pièce similaire - 74AUP1G79GW

FabricantNo de pièceFiches techniqueDescription
logo
NXP Semiconductors
74AUP1G79GW NXP-74AUP1G79GW Datasheet
113Kb / 20P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 03-3 August 2009
logo
Nexperia B.V. All right...
74AUP1G79GW NEXPERIA-74AUP1G79GW Datasheet
305Kb / 21P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 8 - 24 January 2022
More results

Description similaire - 74AUP1G79GW

FabricantNo de pièceFiches techniqueDescription
logo
NXP Semiconductors
74AUP1G79 NXP-74AUP1G79 Datasheet
113Kb / 20P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 03-3 August 2009
74AUP1G80 NXP-74AUP1G80 Datasheet
103Kb / 18P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 01-20 October 2006
logo
Nexperia B.V. All right...
74AUP1G79 NEXPERIA-74AUP1G79 Datasheet
305Kb / 21P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 8 - 24 January 2022
74AUP1G80 NEXPERIA-74AUP1G80 Datasheet
295Kb / 20P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 7 - 23 January 2023
logo
NXP Semiconductors
74AUP2G80 NXP-74AUP2G80 Datasheet
95Kb / 18P
   Low-power dual D-type flip-flop; positive-edge trigger
Rev. 02-1 August 2007
74AUP2G79 NXP-74AUP2G79 Datasheet
114Kb / 21P
   Low-power dual D-type flip-flop; positive-edge trigger
Rev. 04-30 June 2009
logo
Nexperia B.V. All right...
74AUP2G79-Q100 NEXPERIA-74AUP2G79-Q100 Datasheet
235Kb / 15P
   Low-power dual D-type flip-flop; positive-edge trigger
logo
NXP Semiconductors
74AUP2G80 PHILIPS-74AUP2G80 Datasheet
94Kb / 18P
   Low-power dual D-type flip-flop; positive-edge trigger
Rev. 01-25 August 2006
74AUP2G80 NXP-74AUP2G80_08 Datasheet
111Kb / 20P
   Low-power dual D-type flip-flop; positive-edge trigger
Rev. 04-2 June 2008
logo
Nexperia B.V. All right...
74AUP2G79 NEXPERIA-74AUP2G79 Datasheet
279Kb / 19P
   Low-power dual D-type flip-flop; positive-edge trigger
Rev. 11 - 3 December 2020
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com