DM562P
V.90 Integrated Data/ Fax/Voice/Speakerphone
Modem Device Single Chip with Memory Built in
8
Preliminary
Version: DM562P-DS-P02
February 28, 2001
For the accesses to the configuration address space, the device select
decoding is done externally and is signaled via this pin. This signal is
asserted high during configuration read and write access.
8
18
28
44
C/BE3#
C/BE2#
C/BE1#
C/BE0#
I
PCI Bus Command/Byte Enable
During the address phase, these signals define the bus command or
the type of the bus transaction that will take place.
During the data phase, these pins indicate which byte lanes contain
valid data. C/BE0# applies to bit7~0 and C/BE3# applies to bit 31~24.
19
FRAME#
I
PCI Cycle Frame
This signal is driven low by the master to indicate the beginning and
duration of a bus transaction. It is deasserted when the transaction is
in its final phase.
21
IRDY#
I
PCI Initiator Ready
This signal is driven low when the master is ready to complete the
current data phase of the transaction. A data phase is completed on
any clock both IRDY# and TRDY# are sampled asserted.
22
TRDY#
I/O
PCI Target Ready
This signal is driven low when the target is ready to complete the
current data phase of the transaction. During a read, it indicates that
the valid data is asserted. During write, it indicates that the target
prepares to accept data.
23
DEVSEL#
I/O
PCI Device Select
DM6585 asserts the signal low when it recognizes its target address
after FRAME# is asserted.
24
STOP#
I/O
PCI Stop
This signal is asserted low by the target device to request the master
device to stop the current transaction.
25
PERR#
I/O
PCI Parity Error
DM6585 will assert this signal low to indicate a parity error on any
incoming data.
26
SERR#
O
PCI System Error
This signal is asserted low when an address parity is detected with
PCICS bit31 enabled. The system error asserts two clock cycles after
the address if an address parity error is detected.
27
PAR
I/O
PCI Parity
This signal indicates even parity across AD0~AD31 and
C/BE0#~C/BE3# including the PAR pin. It is stable and valid one clock
after the address phase.
36
RST#
I
Reset:
An active low signal used to reset the DM6588.
74
VCC_AUX
P
+3.3V Auxiliary Power Supply
76
RIN
I
Ring Signal Input for Auxiliary Power
77
GND_AUX
P
Auxiliary Ground
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
