Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

54HC138 Datasheet(Fiches technique) 3 Page - Silicon Supplies

Numéro de pièce 54HC138
Description  High Speed CMOS Logic
Télécharger  6 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  SS [Silicon Supplies]
Site Internet  https://siliconsupplies.com/
Logo 

54HC138 Datasheet(HTML) 3 Page - Silicon Supplies

   
Zoom Inzoom in Zoom Outzoom out
 3 / 6 page
background image
Page 3 of 6 
www.siliconsupplies.com
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
PARAMETER
SYMBOL
MIN
MAX
UNITS
DC Supply Voltage
VCC
2
6
V
DC Input or Output Voltage
VIN ,VOUT
0
VCC
V
Operating Temperature Range
TJ
0
+85
°C
VCC = 2.0V
0
1000
VCC = 4.5V
0
500
Input Rise and Fall Times
(Figure 2)
VCC = 6.0V
tr, tf
0
400
ns
Recommended Operating Conditions (Voltages referenced to GND)
Absolute Maximum Ratings1
PARAMETER
SYMBOL
VALUE
UNIT
DC Supply Voltage (Referenced to GND)
VCC
-0.5 to +7.0
V
DC Input Voltage (Referenced to GND)
VIN
-0.5 to VCC +0.5
V
DC Output Voltage
VOUT
-0.5 to VCC +0.5
V
DC Input Current, per pad
IIN
±20
mA
DC Output Current, per pad
IOUT
±25
mA
DC VCC or GND Current, per pad
ICC
±50
mA
Power Dissipation in Still Air
2
PD
750
mW
Storage Temperature Range
TSTG
-65 to 150
°C
High Speed CMOS Logic – 74HC138
Rev 1.0
23/11/17
Logic Diagram
1.  Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may
reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.
PIN 14 = VCC
PIN 7 = GND
Pad Descriptions
ADDRESS INPUTS
A0, A1, A2 (Pads 1, 2, 3)
Address inputs. These inputs, when the chip is selected,
determine which of the eight outputs is active–low.
 
CONTROL INPUTS
CS1, CS2, CS3 (Pads 6, 4, 5)
Chip select inputs. For CS1 at a high level and CS2, CS3
at a low level, the chip is selected and the outputs follow
the Address inputs. For any other combination of CS1,
CS2, and CS3, the outputs are at a logic high.
OUTPUTS
Y0 – Y7 (Pads 15, 14, 13, 12, 11, 10, 9, 7)
Active–low Decoded outputs. These outputs assume a
low level when addressed and the chip is selected. These
outputs remain high when not addressed or the chip is not
selected.
 


Html Pages

1  2  3  4  5  6 


Datasheet Download




Lien URL



Privacy Policy
ALLDATASHEET.FR
AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicit   |   Contactez-nous   |   Politique de confidentialit   |   Echange de liens   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn