Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

NUC100-RB1N Datasheet(Fiches technique) 35 Page - Nuvoton Technology Corporation

Numéro de pièce NUC100-RB1N
Description  ARM Cortex™-M0 32-BIT MICROCONTROLLER
Télécharger  89 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  NUVOTON [Nuvoton Technology Corporation]
Site Internet  http://www.nuvoton.com
Logo NUVOTON - Nuvoton Technology Corporation

NUC100-RB1N Datasheet(HTML) 35 Page - Nuvoton Technology Corporation

Back Button NUC100-RB1N Datenblatt HTML 31Page - Nuvoton Technology Corporation NUC100-RB1N Datenblatt HTML 32Page - Nuvoton Technology Corporation NUC100-RB1N Datenblatt HTML 33Page - Nuvoton Technology Corporation NUC100-RB1N Datenblatt HTML 34Page - Nuvoton Technology Corporation NUC100-RB1N Datasheet HTML 35Page - Nuvoton Technology Corporation NUC100-RB1N Datenblatt HTML 36Page - Nuvoton Technology Corporation NUC100-RB1N Datenblatt HTML 37Page - Nuvoton Technology Corporation NUC100-RB1N Datenblatt HTML 38Page - Nuvoton Technology Corporation NUC100-RB1N Datenblatt HTML 39Page - Nuvoton Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 89 page
background image
NuMicro
™ NUC120 Data Sheet
Publication Release Date: Jan. 2, 2012
- 35 -
Revision V2.03
ysTick Clock
ock generator block. The
(CLKSEL0[2:0]). The block diagram is
5.3.3
System Clock and S
The system clock has 5 clock sources which were generated from cl
clock source switch depends on the register HCLK_S
showed in Figure 5-5.
111
011
010
001
PLLFOUT
32.768 kHz
4~24 MHz
10 kHz
HCLK_S (CLKSEL0[2:0])
22.1184 MHz
000
1/(HCLK_N+1)
HCLK_N (CLKDIV[3:0])
CPU in Power Down Mode
CPU
AHB
CPUCLK
HCLK
PCLK
APB
Figure 5-5 System Clock Block Diagram
The clock source of SysTick in Cortex-M0 core can use CPU clock or external clock
(SYST_CSR[2]). If using external clock, the SysTick clock (STCLK) has 5 clock sources. The
clock source switch depends on the setting of the register STCLK_S (CLKSEL0[5:3]). The block
diagram is showed in Figure 5-6.
Fig
m
ure 5-6 SysTick Clock Control Block Diagra


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89 


Datasheet Download

Go To PDF Page


Lien URL



Privacy Policy
ALLDATASHEET.FR
AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicit   |   Contactez-nous   |   Politique de confidentialit   |   Echange de liens   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn