 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
NUC240-LE2N Fiches technique(PDF) 65 Page - Nuvoton Technology Corporation |
|
||||||||||||||||||||||||||||||
NUC240-LE2N Fiches technique(HTML) 65 Page - Nuvoton Technology Corporation |
|
|
65 / 97 page  NuMicro NUC230/240 Datasheet Dec. 30, 2014 Page 65 of 97 Revision 1.01 6.6 General Purpose I/O (GPIO) 6.6.1 Overview The NuMicro NUC230/240 series has up to 84 General Purpose I/O pins to be shared with other function pins depending on the chip configuration. These 84 pins are arranged in 6 ports named as GPIOA, GPIOB, GPIOC, GPIOD, GPIOE and GPIOF. The GPIOA/B/C/D/E port has the maximum of 16 pins and GPIOF port has the maximum of 4 pins. Each of the 84 pins is independent and has the corresponding register bits to control the pin mode function and data. The I/O type of each of I/O pins can be configured by software individually as input, output, open- drain or Quasi-bidirectional mode. After reset, the I/O mode of all pins are depending on Config0[10] setting. In Quasi-bidirectional mode, I/O pin has a very weak individual pull-up resistor which is about 110~300 K for V DD is from 5.0 V to 2.5 V. 6.6.2 Features Four I/O modes: - Quasi-bidirectional - Push-Pull output - Open-Drain output - Input only with high impendence TTL/Schmitt trigger input selectable by GPx_TYPE[15:0] in GPx_MFP[31:16] I/O pin configured as interrupt source with edge/level setting Configurable default I/O mode of all pins after reset by Config0[10] setting - If Config[10] is 0, all GPIO pins in input tri-state mode after chip reset - If Config[10] is 1, all GPIO pins in Quasi-bidirectional mode after chip reset I/O pin internal pull-up resistor enabled only in Quasi-bidirectional I/O mode Enabling the pin interrupt function will also enable the pin wake-up function. 6.7 PDMA Controller (PDMA) 6.7.1 Overview The NuMicro NUC230/240 series DMA contains nine-channel peripheral direct memory access (PDMA) controller and a cyclic redundancy check (CRC) generator. The PDMA that transfers data to and from memory or transfer data to and from APB devices. For PDMA channel (PDMA CH0~CH8), there is one-word buffer as transfer buffer between the Peripherals APB devices and Memory. Software can stop the PDMA operation by disable PDMA PDMACEN (PDMA_CSRx[0]). The CPU can recognize the completion of a PDMA operation by software polling or when it receives an internal PDMA interrupt. The PDMA controller can increase source or destination address or fixed them as well. The DMA controller contains a cyclic redundancy check (CRC) generator that can perform CRC calculation with programmable polynomial settings. The CRC engine supports CPU PIO mode and DMA transfer mode. |
Numéro de pièce similaire - NUC240-LE2N |
|
Description similaire - NUC240-LE2N |
|
|
Lien URL |
| Politique de confidentialité |
| ALLDATASHEET.FR |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
