 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
CS42518-DQZ Fiches technique(PDF) 4 Page - Cirrus Logic |
|
||||||||||||||||||||||||||||||
CS42518-DQZ Fiches technique(HTML) 4 Page - Cirrus Logic |
|
|
4 / 91 page  CS42518 4 DS584PP5 12. APPENDIX C: PLL FILTER .................................................................................................. 80 12.1 External Filter Components ........................................................................................... 81 12.1.1 General ............................................................................................................. 81 12.1.2 Jitter Attenuation ............................................................................................... 81 12.1.3 Capacitor Selection ........................................................................................... 82 12.1.4 Circuit Board Layout .......................................................................................... 82 13. APPENDIX D: EXTERNAL AES3/SPDIF/IEC60958 RECEIVER COMPONENTS .............. 83 13.1 AES3 Receiver External Components ........................................................................... 83 14. APPENDIX E: ADC FILTER PLOTS .................................................................................... 84 15. APPENDIX F: DAC FILTER PLOTS .................................................................................... 86 LIST OF FIGURES Figure 1. Serial Audio Port Master Mode Timing .......................................................................... 12 Figure 2. Serial Audio Port Slave Mode Timing ............................................................................ 12 Figure 3. Control Port Timing - I2C Format ................................................................................... 13 Figure 4. Control Port Timing - SPI Format................................................................................... 14 Figure 5. Typical Connection Diagram .......................................................................................... 20 Figure 6. Full-Scale Analog Input .................................................................................................. 21 Figure 7. Full-Scale Output ........................................................................................................... 22 Figure 8. ATAPI Block Diagram (x = channel pair 1, 2, 3, 4)......................................................... 23 Figure 9. CS42518 Clock Generation ........................................................................................... 25 Figure 10. I2S Serial Audio Formats.............................................................................................. 29 Figure 11. Left Justified Serial Audio Formats .............................................................................. 30 Figure 12. Right Justified Serial Audio Formats ............................................................................ 30 Figure 13. One Line Mode #1 Serial Audio Format....................................................................... 31 Figure 14. One Line Mode #2 Serial Audio Format....................................................................... 31 Figure 15. ADCIN1/ADCIN2 Serial Audio Format ......................................................................... 32 Figure 16. OLM Configuration #1 .................................................................................................. 33 Figure 17. OLM Configuration #2 .................................................................................................. 34 Figure 18. OLM Configuration #3 .................................................................................................. 35 Figure 19. OLM Configuration #4 .................................................................................................. 36 Figure 20. OLM Configuration #5 .................................................................................................. 37 Figure 21. Control Port Timing in SPI Mode.................................................................................. 38 Figure 22. Control Port Timing, I2C Write...................................................................................... 39 Figure 23. Control Port Timing, I2C Read ..................................................................................... 39 Figure 24. Recommended Analog Input Buffer ............................................................................. 76 Figure 25. Recommended Analog Output Buffer .......................................................................... 76 Figure 26. Channel Status Data Buffer Structure.......................................................................... 78 Figure 27. PLL Block Diagram ...................................................................................................... 80 Figure 28. Jitter Attenuation Characteristics of PLL ...................................................................... 81 Figure 29. Recommended Layout Example .................................................................................. 82 Figure 30. Consumer Input Circuit ................................................................................................ 83 Figure 31. S/PDIF MUX Input Circuit ............................................................................................ 83 Figure 32. TTL/CMOS Input Circuit...............................................................................................83 Figure 33. Single Speed Mode Stopband Rejection ..................................................................... 84 Figure 34. Single Speed Mode Transition Band............................................................................ 84 Figure 35. Single Speed Mode Transition Band (Detail) ............................................................... 84 Figure 36. Single Speed Mode Passband Ripple.......................................................................... 84 Figure 37. Double Speed Mode Stopband Rejection .................................................................... 84 Figure 38. Double Speed Mode Transition Band .......................................................................... 84 Figure 39. Double Speed Mode Transition Band (Detail).............................................................. 85 Figure 40. Double Speed Mode Passband Ripple ........................................................................ 85 Figure 41. Quad Speed Mode Stopband Rejection....................................................................... 85 |
Numéro de pièce similaire - CS42518-DQZ |
|
Description similaire - CS42518-DQZ |
|
|
Lien URL |
| Politique de confidentialité |
| ALLDATASHEET.FR |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
