Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

CD-700-LAF-GKB-XX.XXX Datasheet(Fiches technique) 5 Page - List of Unclassifed Manufacturers

Numéro de pièce CD-700-LAF-GKB-XX.XXX
Description  Complete VCXO Based Phase Lock Loop
Télécharger  14 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  ETC1 [List of Unclassifed Manufacturers]
Site Internet  
Logo ETC1 - List of Unclassifed Manufacturers

CD-700-LAF-GKB-XX.XXX Datasheet(HTML) 5 Page - List of Unclassifed Manufacturers

  CD-700-LAF-GKB-XX.XXX Datenblatt HTML 1Page - List of Unclassifed Manufacturers CD-700-LAF-GKB-XX.XXX Datenblatt HTML 2Page - List of Unclassifed Manufacturers CD-700-LAF-GKB-XX.XXX Datenblatt HTML 3Page - List of Unclassifed Manufacturers CD-700-LAF-GKB-XX.XXX Datenblatt HTML 4Page - List of Unclassifed Manufacturers CD-700-LAF-GKB-XX.XXX Datasheet HTML 5Page - List of Unclassifed Manufacturers CD-700-LAF-GKB-XX.XXX Datenblatt HTML 6Page - List of Unclassifed Manufacturers CD-700-LAF-GKB-XX.XXX Datenblatt HTML 7Page - List of Unclassifed Manufacturers CD-700-LAF-GKB-XX.XXX Datenblatt HTML 8Page - List of Unclassifed Manufacturers CD-700-LAF-GKB-XX.XXX Datenblatt HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 14 page
background image
CD-700, VCXO Based PLL
Vectron International, 267 Lowell Rd, Hudson NH 03051-4916
Tel:1-88-VECTRON-1
Website: www.vectron.com
Page 5 of 14
Rev : 06Jul05
VDD
0V
0
−π
Relative
Phase (
θ
e)
VDD/2
Vd
Gain Slope = VDD/ 2π
Figure 5. Open Loop Phase Detector Transfer Curve
Recovered Clock and Data Alignment Outputs
The CD-700 is designed to recover an embedded clock from an NRZ data signal and retime it with a data
pattern. In this application, the VCXO frequency is exactly the same frequency as the NRZ data rate and
the outputs are taken off Pin 9 (RCLK), and Pin 10 (RDATA). Under locked conditions, the falling edge of
RCLK is centered in the RDATA pattern. Also, there is a 1.5 clock cycle delay between DATAIN and
RDATA. Figure 6 shows the relationship between the DATAIN, CLKIN, RDATA and RCLK.
Figure 6. Clock and Data Timing Relationships for the NRZ data
Other RZ encoding schemes such as Manchester or AMI can be accomodated by using a CD-700 at
twice the baud rate.
Loss of Signal, LOS and LOSIN
The LOS circuit provides an output alarm flag when the DATAIN input signal is lost. The LOS output is
normally a logic low and is set to a logic high after 256 consecutive clock periods on CLKIN with no
detected DATAIN transitions. This signal can be used to either flag external alarm circuits and/or drive the
CD-700’s LOSIN input. When LOSIN is set to a logic high, the VCXO control voltage (pin 16) is switched
to an internal voltage which sets OUT1 and OUT2 to center frequency +/-75ppm. Also, LOS automatically
closes the op amp feedback which means the op-amp is a unity gain buffer and will produce a DC voltage
equal to the +op amp voltage (pin 15), usually VDD/2.
Data1
Clock In
CLKIN
Data In
DATAIN
Recovered Data
RDATA
Recovered Clock
RCLK


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14 


Datasheet Download

Go To PDF Page


Lien URL



Privacy Policy
ALLDATASHEET.FR
AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicit   |   Contactez-nous   |   Politique de confidentialit   |   Echange de liens   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn