Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

FM25L16-DG Fiches technique(PDF) 3 Page - List of Unclassifed Manufacturers

No de pièce FM25L16-DG
Description  16Kb FRAM Serial 3V Memory
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ETC [List of Unclassifed Manufacturers]
Site Internet  
Logo ETC - List of Unclassifed Manufacturers

FM25L16-DG Fiches technique(HTML) 3 Page - List of Unclassifed Manufacturers

  FM25L16-DG Datasheet HTML 1Page - List of Unclassifed Manufacturers FM25L16-DG Datasheet HTML 2Page - List of Unclassifed Manufacturers FM25L16-DG Datasheet HTML 3Page - List of Unclassifed Manufacturers FM25L16-DG Datasheet HTML 4Page - List of Unclassifed Manufacturers FM25L16-DG Datasheet HTML 5Page - List of Unclassifed Manufacturers FM25L16-DG Datasheet HTML 6Page - List of Unclassifed Manufacturers FM25L16-DG Datasheet HTML 7Page - List of Unclassifed Manufacturers FM25L16-DG Datasheet HTML 8Page - List of Unclassifed Manufacturers FM25L16-DG Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 14 page
background image
FM25L16
Rev. 2.0
Mar. 2005
Page 3 of 14
Overview
The FM25L16 is a serial FRAM memory. The
memory array is logically organized as 2,048 x 8 and
is accessed
using an industry standard Serial
Peripheral Interface or SPI bus. Functional operation
of the FRAM is similar to serial EEPROMs. The
major difference between the FM25L16 and a serial
EEPROM with the same pinout is the FRAM’s
superior write performance.
Memory Architecture
When accessing the FM25L16, the user addresses
2,048 locations of 8 data bits each. These data bits
are shifted serially. The addresses are accessed using
the SPI protocol, which includes a chip select (to
permit multiple devices on the bus), an op-code, and
a two-byte address. The upper 5 bits of the address
range are ‘don’t care’ values. The complete address
of 11-bits specifies each byte address uniquely.
Most functions of the FM25L16 either are controlled
by the SPI interface or are handled automatically by
on-board circuitry. The access time for memory
operation is essentially zero, beyond the time needed
for the serial protocol. That is, the memory is read or
written at the speed of the SPI bus. Unlike an
EEPROM, it is not necessary to poll the device for a
ready condition since writes occur at bus speed. So,
by the time a new bus transaction can be shifted into
the device, a write operation will be complete. This is
explained in more detail in the interface section.
Users expect several obvious system benefits from
the FM25L16 due to its fast write cycle and high
endurance as compared with EEPROM. In addition
there are less obvious benefits as well. For example
in a high noise environment, the fast-write operation
is less susceptible to corruption than an EEPROM
since it is completed quickly. By contrast, an
EEPROM
requiring
milliseconds
to
write
is
vulnerable to noise during much of the cycle.
Note that the FM25L16 contains no power
management circuits other than a simple internal
power-on reset. It is the user’s responsibility to
ensure that VDD is within datasheet tolerances to
prevent incorrect operation. It is recommended
that the part is not powered down with chip
enable active.
Serial Peripheral Interface – SPI Bus
The FM25L16 employs a Serial Peripheral Interface
(SPI) bus. It is specified to operate at speeds up to 20
MHz. This high-speed serial bus provides high
performance
serial
communication
to
a
host
microcontroller.
Many common
microcontrollers
have hardware SPI ports allowing a direct interface.
It is quite simple to emulate the port using ordinary
port pins for microcontrollers that do not. The
FM25L16 operates in SPI Mode 0 and 3.
The SPI interface uses a total of four pins: clock,
data-in, data-out, and chip select. A typical system
configuration uses one or more FM25L16 devices
with a microcontroller that has a dedicated SPI port,
as Figure 2 illustrates. Note that the clock, data-in,
and data-out pins are common among all devices.
The Chip Select and Hold pins must be driven
separately for each FM25L16 device.
For a microcontroller that has no dedicated SPI bus, a
general purpose port may be used. To reduce
hardware resources on the controller, it is possible to
connect the two data pins (SI, SO) together and tie
off (high)
the
Hold
pin.
Figure
3
shows
a
configuration that uses only three pins.
Protocol Overview
The SPI interface is a synchronous serial interface
using clock and data pins. It is intended to support
multiple devices on the bus. Each device is activated
using a chip select. Once chip select is activated by
the bus master, the FM25L16 will begin monitoring
the clock and data lines. The relationship between the
falling edge of /CS, the clock and data is dictated by
the SPI mode. The device will make a determination
of the SPI mode on the falling edge of each chip
select. While there are four such modes, the
FM25L16 supports Modes 0 and 3. Figure 4 shows
the required signal relationships for Modes 0 and 3.
For both modes, data is clocked into the FM25L16 on
the rising edge of SCK and data is expected on the
first rising edge after /CS goes active. If the clock
begins from a high state, it will fall prior to beginning
data transfer in order to create the first rising edge.
The SPI protocol is controlled by op-codes. These
op-codes specify the commands to the device. After
/CS is activated the first byte transferred from the bus
master is the op-code. Following the op-code, any
addresses and data are then transferred. Note that the
WREN and WRDI op-codes are commands with no
subsequent data transfer.
Important: The /CS must go inactive (high) after
an operation is complete and before a new op-code
can be issued. There is one valid op-code only per
active chip select.


Numéro de pièce similaire - FM25L16-DG

FabricantNo de pièceFiches techniqueDescription
logo
Ramtron International C...
FM25L16-DG RAMTRON-FM25L16-DG Datasheet
146Kb / 14P
   16Kb FRAM Serial 3V Memory
More results

Description similaire - FM25L16-DG

FabricantNo de pièceFiches techniqueDescription
logo
List of Unclassifed Man...
FM24CL16 ETC-FM24CL16 Datasheet
90Kb / 13P
   16Kb FRAM Serial 3V Memory
logo
Ramtron International C...
FM25L16 RAMTRON-FM25L16_06 Datasheet
146Kb / 14P
   16Kb FRAM Serial 3V Memory
logo
List of Unclassifed Man...
FM25160 ETC-FM25160 Datasheet
638Kb / 14P
   16Kb FRAM Serial Memory
FM24C16A ETC1-FM24C16A Datasheet
93Kb / 13P
   16Kb FRAM Serial Memory
FM25C160 ETC1-FM25C160 Datasheet
154Kb / 14P
   16Kb FRAM Serial Memory
logo
Ramtron International C...
FM24C16A RAMTRON-FM24C16A_05 Datasheet
93Kb / 12P
   16Kb FRAM Serial Memory
FM25C160 RAMTRON-FM25C160 Datasheet
149Kb / 13P
   16Kb FRAM Serial Memory
FM24CL16 RAMTRON-FM24CL16_05 Datasheet
107Kb / 13P
   16Kb FRAM Se rial 3V Memory
FM25L512 RAMTRON-FM25L512 Datasheet
163Kb / 13P
   512Kb FRAM Serial 3V Memory
FM25CL64 RAMTRON-FM25CL64 Datasheet
131Kb / 13P
   64Kb FRAM Serial 3V Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com