Moteur de recherche de fiches techniques de composants électroniques
  French  ▼

Delete All
ON OFF
ALLDATASHEET.FR

X  

Preview PDF Download HTML

KGL4215 Fiches technique(PDF) 4 Page - OKI electronic componets

No de pièce KGL4215
Description  10-Gbps Decision Circuit 0.2μm Gate Length GaAs MESFET Technology
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  OKI [OKI electronic componets]
Site Internet  http://www.oki.com
Logo OKI - OKI electronic componets

KGL4215 Fiches technique(HTML) 4 Page - OKI electronic componets

  KGL4215 Datasheet HTML 1Page - OKI electronic componets KGL4215 Datasheet HTML 2Page - OKI electronic componets KGL4215 Datasheet HTML 3Page - OKI electronic componets KGL4215 Datasheet HTML 4Page - OKI electronic componets KGL4215 Datasheet HTML 5Page - OKI electronic componets KGL4215 Datasheet HTML 6Page - OKI electronic componets KGL4215 Datasheet HTML 7Page - OKI electronic componets KGL4215 Datasheet HTML 8Page - OKI electronic componets  
Zoom Inzoom in Zoom Outzoom out
 4 / 8 page
background image
s KGL4215 s –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
2
Oki Semiconductor
BLOCK DIAGRAM
ELECTRICAL CHARACTERISTICS
Exceeding these maximum ratings could cause immediate damage or lead to permanent deterioration of the device.
Absolute Maximum Ratings
Parameter
Symbol
Min.
Max.
Units
Supply Voltage
VDD
-0.3
2.3
V
Data Input Voltage
VDI , VCI
-0.3
1.5
V
Temperature at Package Base under Bias
Ts
-45
100
°C
Storage Temperature
Tst
-45
125
°C
Electrical Characteristics
VDD = 2 V ± 0.1 V, Ts = 0°C to 70°C
Parameter
Symbol
Min.
Typ.
Max.
Units
Maximum Operating Data Bit Rate
DAR
10
Gbps
Power Dissipation
PW
0.6
0.75
W
Clock Input Voltage Swing
CIS
0.4
0.9
Vpp
Data Input Voltage Swing
DIS
0.1
0.9
Vpp
Output Voltage Swing
DOS
0.8
1.0
1.2
Vpp
Output ( Q, QN ) Rise Time and Fall Time
TRF
30
40
ps
Phase Margin @ 10 Gbps (223 -1 PRBS)
TPM
250
degree
DR1
DA
50
CR
CK
50
QN
VDD
VDD
DA
Data Input Terminal
CK
Clock Input Terminal
DR1, CR
Reference Voltage Terminals. Usually D1R and DR are connected to ground through a capacitor (0.1 µF).
DR2
Reference Voltage Bias Terminal
Q, QN
Complimentary Data Output Terminals
VDD
Power Supply of Internal Circuit
Q
VDD
C
C
D
D
Q
Q
MCFF
DR2


Html Pages

1  2  3  4  5  6  7  8 


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn