Moteur de recherche de fiches techniques de composants électroniques |
|
CDCLVD110 Fiches technique(PDF) 4 Page - Texas Instruments |
|
|
CDCLVD110 Fiches technique(HTML) 4 Page - Texas Instruments |
4 / 10 page CDCLVD110 PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER SCAS684 – SEPTEMBER 2002 4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 driver electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT |VOD| Differential output voltage RL = 100 Ω 250 450 600 mV ∆VOD VOD magnitude change 50 mV VOS Offset voltage –40 °C to 85°C 0.95 1.2 1.45 V ∆VOS VOS magnitude change 350 mV I Output short circuit current VO = 0 V –20 mA IOS Output short circuit current |VOD| = 0 V 20 mA VBB Reference output voltage VDD = 2.5 V, IBB = –100 µA 1.15 1.25 1.35 V CO Output capacitance VO = VDD or GND 3 pF receiver electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIDH Input threshold high 100 mV VIDL Input threshold low –100 mV |VID| Input differential voltage 200 mV IIH Input current CLK0/CLK0 CLK1/CLK1 VI = VDD 5 5 A IIL Input current, CLK0/CLK0, CLK1/CLK1 VI = 0 V –5 5 µA CI Input capacitance VI = VDD or GND 3 pF supply current electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT I Full loaded All outputs enabled and loaded, RL = 100 Ω, f = 0 Hz 130 IDD Supply current No load Outputs enabled, no output load, f = 0 Hz 35 mA IDDZ Su ly current 3-State All outputs 3-state by control logic, f = 0 Hz 35 mA LVDS—switching characteristics over recommended operating free-air temperature range, VDD = 2.5 V ±5% PARAMETER FROM (INPUT) TO (OUTPUT) MIN TYP MAX UNIT tPLH Propagation delay low-to-high CLK0, CLK0 CLK1, CLK1 Qn, Qn 2 3 ns tPHL Propagation delay high-to-low CLK0, CLK0 CLK1, CLK1 Qn, Qn 2 3 ns tduty Duty cycle CLK0, CLK0 CLK1, CLK1 Qn, Qn 45% 55% tsk(o) Output skew Any Qn, Qn 30 ps tsk(p) Pulse skew Any Qn, Qn 50 ps tsk(pp) Part-to-part skew Any Qn, Qn 600 ps tr Output rise time, 20% to 80%, RL = 100 Ω, CL = 5 pF Any Qn, Qn 350 ps tf Output fall time, 20% to 80%, RL = 100 Ω, CL = 5 pF Any Qn, Qn 350 ps fclk Max input frequency CLK0, CLK0 CLK1, CLK1 Any Qn, Qn 900 1100 MHz |
Numéro de pièce similaire - CDCLVD110 |
|
Description similaire - CDCLVD110 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |