Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

GS8320Z18GT-150I Fiches technique(PDF) 11 Page - List of Unclassifed Manufacturers

No de pièce GS8320Z18GT-150I
Description  36Mb Pipelined and Flow Through Synchronous NBT SRAM
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ETC [List of Unclassifed Manufacturers]
Site Internet  
Logo ETC - List of Unclassifed Manufacturers

GS8320Z18GT-150I Fiches technique(HTML) 11 Page - List of Unclassifed Manufacturers

Back Button GS8320Z18GT-150I Datasheet HTML 7Page - List of Unclassifed Manufacturers GS8320Z18GT-150I Datasheet HTML 8Page - List of Unclassifed Manufacturers GS8320Z18GT-150I Datasheet HTML 9Page - List of Unclassifed Manufacturers GS8320Z18GT-150I Datasheet HTML 10Page - List of Unclassifed Manufacturers GS8320Z18GT-150I Datasheet HTML 11Page - List of Unclassifed Manufacturers GS8320Z18GT-150I Datasheet HTML 12Page - List of Unclassifed Manufacturers GS8320Z18GT-150I Datasheet HTML 13Page - List of Unclassifed Manufacturers GS8320Z18GT-150I Datasheet HTML 14Page - List of Unclassifed Manufacturers GS8320Z18GT-150I Datasheet HTML 15Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 24 page
background image
GS8320Z18/36T-250/225/200/166/150/133
Preliminary
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03 10/2004
11/24
© 2001, GSI Technology
Burst Cycles
Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from
read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address
generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when
driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write
the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into
Load mode.
Burst Order
The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been
accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is low, a linear burst
sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables
below for details.
Note:
There is a pull-up device FT pin and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the
default states as specified in the above tables.
Burst Counter Sequences
BPR 1999.05.18
Mode Pin Functions
Mode Name
Pin Name
State
Function
Burst Order Control
LBO
L
Linear Burst
H
Interleaved Burst
Output Register Control
FT
L
Flow Through
H or NC
Pipeline
Power Down Control
ZZ
L or NC
Active
H
Standby, IDD = ISB
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
Linear Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
Interleaved Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00


Numéro de pièce similaire - GS8320Z18GT-150I

FabricantNo de pièceFiches techniqueDescription
logo
GSI Technology
GS8320Z18GT-150I GSI-GS8320Z18GT-150I Datasheet
463Kb / 24P
   36Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS8320Z18GT-150IV GSI-GS8320Z18GT-150IV Datasheet
1,013Kb / 23P
   36Mb Pipelined and Flow Through Synchronous NBT SRAMs
More results

Description similaire - GS8320Z18GT-150I

FabricantNo de pièceFiches techniqueDescription
logo
GSI Technology
GS8321ZV18 GSI-GS8321ZV18 Datasheet
800Kb / 31P
   36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8321Z36AGD-250IV GSI-GS8321Z36AGD-250IV Datasheet
305Kb / 32P
   36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8322Z18 GSI-GS8322Z18 Datasheet
763Kb / 38P
   36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8322Z18B-V GSI-GS8322Z18B-V Datasheet
1Mb / 39P
   36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8321Z18 GSI-GS8321Z18 Datasheet
1Mb / 34P
   36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8322ZV18B GSI-GS8322ZV18B Datasheet
1Mb / 39P
   36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8320Z18T GSI-GS8320Z18T Datasheet
463Kb / 24P
   36Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS8320Z18T-V GSI-GS8320Z18T-V Datasheet
1,013Kb / 23P
   36Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS8321Z18E GSI-GS8321Z18E Datasheet
1Mb / 34P
   36Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS8320ZV18T GSI-GS8320ZV18T Datasheet
606Kb / 23P
   36Mb Pipelined and Flow Through Synchronous NBT SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com