Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

SN74AUP1T97YZPR Fiches technique(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
No de pièce SN74AUP1T97YZPR
Description  SINGLE SUPPLY VOLTAGE LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNTIONS
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI - Texas Instruments

SN74AUP1T97YZPR Fiches technique(HTML) 1 Page - Texas Instruments

  SN74AUP1T97YZPR Datasheet HTML 1Page - Texas Instruments SN74AUP1T97YZPR Datasheet HTML 2Page - Texas Instruments SN74AUP1T97YZPR Datasheet HTML 3Page - Texas Instruments SN74AUP1T97YZPR Datasheet HTML 4Page - Texas Instruments SN74AUP1T97YZPR Datasheet HTML 5Page - Texas Instruments SN74AUP1T97YZPR Datasheet HTML 6Page - Texas Instruments SN74AUP1T97YZPR Datasheet HTML 7Page - Texas Instruments SN74AUP1T97YZPR Datasheet HTML 8Page - Texas Instruments SN74AUP1T97YZPR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 15 page
background image
SN74AUP1T97
SINGLESUPPLY VOLTAGE LEVEL TRANSLATOR
WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SCES613A – OCTOBER 2004 − REVISED DECEMBER 2004
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D Available in the Texas Instruments
NanoStar
 and NanoFree Packages
D Single-Supply Voltage Translator
− 1.8 V to 3.3 V (at VCC = 3.3 V)
− 2.5 V to 3.3 V (at VCC = 3.3 V)
− 1.8 V to 2.5 V (at VCC = 2.5 V)
− 3.3 V to 2.5 V (at VCC = 2.5 V)
D Nine Configurable Gate Logic Functions
D Schmitt-Trigger Inputs Reject Input Noise
and Provide Better Output Signal Integrity
D Ioff Supports Partial-Power-Down Mode
With Low Leakage Current (0.5
mA)
D 200-ns/V Input Rise/Fall Time Allows Slow
Transition of Input Signal
D Very Low Static and Dynamic Power
Consumption
D Pb-Free Packages Available: SOT-23 (DBV),
SC-70 (DCK), WCSP (NanoFree)
D Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
D ESD Performance Tested Per JESD 22
− 2000-V Human-Body Model
(A114-B, Class II)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
D Related Devices: AUP1T98/57/58
DBV OR DCK PACKAGE
(TOP VIEW)
YEP OR YZP PACKAGE
(BOTTOM VIEW)
1
2
3
6
5
4
B
GND
A
C
VCC
Y
3
2
1
4
5
6
A
GND
B
Y
VCC
C
description /ordering information
AUP technology is the industry’s lowest-power logic technology designed for use in battery-operated or battery
backed-up equipment. The SN74AUP1T97 is designed for logic level translation applications with input
switching levels that accept 1.8-V LVCMOS signals, while operating from either a single 3.3-V or 2.5-V VCC
supply.
The wide VCC range of 2.3 V to 3.6 V allows the possibility of battery voltage drop during system operation and
ensures normal operation between this range.
Schmitt-trigger inputs (
nVT = 210 mV between positive and negative input transitions) offer improved noise
immunity during switching transitions, which is especially useful on analog-mixed mode designs. Schmitt-trigger
inputs reject input noise, ensure integrity of output signals, and also allow for slow input signal transition.
The AUP1T97 can be easily configured to perform a required gate function by connecting A, B, and C inputs
to VCC or ground (see Function Selection Table). Up to nine commonly used logic gate functions can be
performed.
Ioff is a feature that allows for powered-down conditions (VCC = 0 V) and is important in portable and mobile
applications. When VCC = 0 V, signals in the range from 0 V to 3.6 V can be applied to the inputs and outputs
of the device. No damage will occur to the device under these conditions.
AUP1T97 is designed with optimized current drive capability of 4 mA to reduce line reflections, overshoot, and
undershoot caused by high drive outputs.
Nanostar
 and Nanofree package technology is a major breakthrough in IC packaging concepts, using the
die as the package.
Copyright
 2004, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoStar and NanoFree are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.


Numéro de pièce similaire - SN74AUP1T97YZPR

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SN74AUP1T97YZPR TI-SN74AUP1T97YZPR Datasheet
992Kb / 25P
[Old version datasheet]   SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T97YZPR TI-SN74AUP1T97YZPR Datasheet
993Kb / 25P
[Old version datasheet]   SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
More results

Description similaire - SN74AUP1T97YZPR

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SN74AUP1T98 TI-SN74AUP1T98 Datasheet
309Kb / 17P
[Old version datasheet]   SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T58 TI-SN74AUP1T58 Datasheet
922Kb / 24P
[Old version datasheet]   SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T97_101 TI-SN74AUP1T97_101 Datasheet
993Kb / 25P
[Old version datasheet]   SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T98_101 TI-SN74AUP1T98_101 Datasheet
936Kb / 24P
[Old version datasheet]   SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T98 TI-SN74AUP1T98_10 Datasheet
935Kb / 24P
[Old version datasheet]   SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T57 TI-SN74AUP1T57_1 Datasheet
934Kb / 24P
[Old version datasheet]   SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T97 TI-SN74AUP1T97_10 Datasheet
992Kb / 25P
[Old version datasheet]   SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T57 TI-SN74AUP1T57 Datasheet
933Kb / 24P
[Old version datasheet]   SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T58 TI-SN74AUP1T58_1 Datasheet
923Kb / 24P
[Old version datasheet]   SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE FUNCTIONS
logo
NXP Semiconductors
74AUP1T58 NXP-74AUP1T58 Datasheet
101Kb / 17P
   Low-power configurable gate with voltage-level translator
Rev. 02-29 September 2009
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com