Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CS5323GDWR20 Fiches technique(PDF) 9 Page - ON Semiconductor

No de pièce CS5323GDWR20
Description  Three-Phase Buck Controller with 5-Bit DAC
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ONSEMI [ON Semiconductor]
Site Internet  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

CS5323GDWR20 Fiches technique(HTML) 9 Page - ON Semiconductor

Back Button CS5323GDWR20 Datasheet HTML 5Page - ON Semiconductor CS5323GDWR20 Datasheet HTML 6Page - ON Semiconductor CS5323GDWR20 Datasheet HTML 7Page - ON Semiconductor CS5323GDWR20 Datasheet HTML 8Page - ON Semiconductor CS5323GDWR20 Datasheet HTML 9Page - ON Semiconductor CS5323GDWR20 Datasheet HTML 10Page - ON Semiconductor CS5323GDWR20 Datasheet HTML 11Page - ON Semiconductor CS5323GDWR20 Datasheet HTML 12Page - ON Semiconductor CS5323GDWR20 Datasheet HTML 13Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
CS5323
http://onsemi.com
9
APPLICATIONS INFORMATION
FIXED FREQUENCY MULTI–PHASE CONTROL
In a multi–phase converter, multiple converters are
connected in parallel and are switched on at different times.
This reduces output current from the individual converters
and increases the apparent ripple frequency. Because several
converters are connected in parallel, output current can ramp
up or down faster than a single converter (with the same
value output inductor) and heat is spread among multiple
components.
The CS5323 uses a three–phase, fixed frequency,
enhanced V2 architecture. Each phase is delayed 120
° from
the previous phase. Normally the GATE transitions high at
the beginning of each oscillator cycle. Inductor current
ramps up until the combination of the current sense signal
and the output ripple trip the PWM comparator and bring the
GATE low. Once the GATE goes low, it will remain low until
the beginning of the next oscillator cycle. While the GATE
is high, the enhanced V2 loop will respond to line and load
transients. Once the GATE is low, the loop will not respond
again until the beginning of the next cycle. Therefore,
constant frequency, enhanced V2 will typically respond
within the off–time of the converter.
The enhanced V2 architecture measures and adjusts
current in each phase. An additional input (CX) for inductor
current information has been added to the V2 loop for each
phase as shown in Figure 5.
Figure 5. Enhanced V2 Feedback and Current
Sense Scheme
CSREF
VOUT
SWNODE
CSX
VFB
L
RL
RS
COMP
DACOUT
+
+
+
+
E.A.
+
+
+
+
OFFSET
CSA
PWM
COMP
The inductor current is measured across RS, amplified by
CSA and summed with the OFFSET and Output Voltage at
the non–inverting input of the PWM comparator. The
inductor current provides the PWM ramp and as inductor
current increases the voltage on the positive pin of the pwm
comparator rises and terminates the pwm cycle. If the
inductor starts the cycle with a higher current the PWM
cycle will terminate earlier providing negative feedback.
The CS5323 provides a CX input for each phase, but the
CSREF, VFB and COMP inputs are common to all phases.
Current sharing is accomplished by referencing all phases to
the same VFB and COMP pins, so that a phase with a larger
current signal will turn off earlier than phases with a smaller
current signal.
Including both current and voltage information in the
feedback signal allows the open loop output impedance of
the power stage to be controlled. If the COMP pin is held
steady and the inductor current changes there must also be
a change in the output voltage. Or, in a closed loop
configuration when the output current changes, the COMP
pin must move to keep the same output voltage. The required
change in the output voltage or COMP pin depends on the
scaling of the current feedback signal and is calculated as
DV + RS
CSA Gain
DI
The single–phase power stage output impedance is;
Single Stage Impedance
+ DV DI + RS
CSA Gain.
The multi–phase power stage output impedance is the
single–phase output impedance divided by the number of
phases. The output impedance of the power stage determines
how the converter will respond during the first few
µs of a
transient before the feedback loop has repositioned the
COMP pin.
The peak output current of each phase can also be
calculated from;
Ipkout (per phase) +
VCOMP * VFB * VOFFSET
RS
CSA Gain
Figure 6 shows the step response of a single phase with the
COMP pin at a fixed level. Before T1 the converter is in
normal steady state operation. The inductor current provides
the pwm ramp through the Current Share Amplifier. The
pwm cycle ends when the sum of the current signal, voltage
signal and OFFSET exceed the level of the COMP pin. At
T1 the output current increases and the output voltage sags.
The next pwm cycle begins and the cycle continues longer
than previously while the current signal increases enough to
make up for the lower voltage at the VFB pin and the cycle
ends at T2. After T2 the output voltage remains lower than
at light load and the current signal level is raised so that the
sum of the current and voltage signal is the same as with the
original load. In a closed loop system the COMP pin would
move higher to restore the output voltage to the original
level.


Numéro de pièce similaire - CS5323GDWR20

FabricantNo de pièceFiches techniqueDescription
logo
ON Semiconductor
CS5323GDWR20 ONSEMI-CS5323GDWR20 Datasheet
328Kb / 16P
   Three?뭁hase Buck Controller with 5?묪it DAC
July, 2006 ??Rev. 7
More results

Description similaire - CS5323GDWR20

FabricantNo de pièceFiches techniqueDescription
logo
ON Semiconductor
CS5323 ONSEMI-CS5323_06 Datasheet
328Kb / 16P
   Three?뭁hase Buck Controller with 5?묪it DAC
July, 2006 ??Rev. 7
NCP5322A ONSEMI-NCP5322A Datasheet
1Mb / 32P
   TWO-PHASE BUCK CONTROLLER WITH INTEGRATED GATE DRIVERS AND 5-BIT DAC
December, 2001 ??Rev. 4
NCP5332A ONSEMI-NCP5332A Datasheet
328Kb / 30P
   Two-Phase Buck Controller with Integrated Gate Drivers and 5-Bit DAC
August, 2003 ??Rev. 4
CS5304 ONSEMI-CS5304 Datasheet
247Kb / 19P
   Three-Phase Buck Controller
September, 2011 ??Rev. 0
logo
Analog Devices
ADP3164 AD-ADP3164 Datasheet
162Kb / 16P
   5-Bit Programmable 4-Phase Synchronous Buck Controller
REV. 0
logo
ON Semiconductor
ADP3209CJCPZ-RL ONSEMI-ADP3209CJCPZ-RL Datasheet
752Kb / 32P
   5-Bit, Programmable, Single-Phase, Synchronous Buck Controller
Jan2008 Rev. 2 ADP3209/D
logo
Analog Devices
ADP3162 AD-ADP3162 Datasheet
151Kb / 12P
   5-Bit Programmable 2-Phase Synchronous Buck Controller
REV. A
ADP3160 AD-ADP3160 Datasheet
292Kb / 16P
   5-Bit Programmable 2-Phase Synchronous Buck Controller
REV. B
logo
ON Semiconductor
ADP3164 ONSEMI-ADP3164 Datasheet
256Kb / 15P
   5-Bit Programmable 4-Phase Synchronous Buck Controller
May 2010 - Rev. 2
logo
Maxim Integrated Produc...
DS4302 MAXIM-DS4302 Datasheet
535Kb / 8P
   2-Wire, 5-Bit DAC with Three Digital Outputs
Rev 1; 6/04
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com