Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD677KN Fiches technique(PDF) 10 Page - Analog Devices

No de pièce AD677KN
Description  16-Bit 100 kSPS Sampling ADC
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD677KN Fiches technique(HTML) 10 Page - Analog Devices

Back Button AD677KN Datasheet HTML 6Page - Analog Devices AD677KN Datasheet HTML 7Page - Analog Devices AD677KN Datasheet HTML 8Page - Analog Devices AD677KN Datasheet HTML 9Page - Analog Devices AD677KN Datasheet HTML 10Page - Analog Devices AD677KN Datasheet HTML 11Page - Analog Devices AD677KN Datasheet HTML 12Page - Analog Devices AD677KN Datasheet HTML 13Page - Analog Devices AD677KN Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 17 page
background image
AD677
REV. A
–9–
in Figure 3. In this circuit BUSY is used to reset the circuitry
which divides the system clock down to provide the AD677
CLK. This serves to interrupt the clock until after the input sig-
nal has been acquired, which has occurred when BUSY goes
HIGH. When the conversion is completed and BUSY goes
LOW, the circuit in Figure 3 truncates the 17th CLK pulse
width which is tolerable because only its rising edge is critical.
5
2
1
7
12
9
4
11
12.288MHz
SYSTEM
CLOCK
CLK
74HC175
2D
1Q
CLR
3D
2Q
3Q
1D
BUSY
CLK
AD677
SAMPLE
2
8
9
12
6
13
1
1QD
74HC393
1CLR
2CLR
2QD
2QC
1CLK
2CLK
Figure 3.
Figure 3 also illustrates the use of a counter (74HC393) to de-
rive the AD677 SAMPLE command from the system clock
when a continuous convert mode is desirable. Pin 9 (2QC) pro-
vides a 96 kHz sample rate for the AD677 when used with a
12.288 MHz system clock. Alternately, Pin 8 (2QD) could be
used for a 48 kHz rate.
If a continuous clock is used, then the user must avoid CLK
edges at the instant of disconnecting VIN which occurs at the
falling edge of SAMPLE (see tFCD specification). The duty cycle
of CLK may vary, but both the HIGH (tCH) and LOW (tCL)
phases must conform to those shown in the timing specifica-
tions. The internal comparator makes its decisions on the rising
edge of CLK. To avoid a negative edge transition disturbing the
comparator’s settling, tCL should be at least half the value of
tCLK. It is not recommended that the SAMPLE pin change state
toward the end of a CLK cycle, in order to avoid transitions dis-
turbing the internal comparator’s settling.
During a conversion, internal dc error terms such as comparator
voltage offset are sampled, stored on internal capacitors and
used to correct for their corresponding errors when needed. Be-
cause these voltages are stored on capacitors, they are subject to
leakage decay and so require refreshing. For this reason there is
a maximum conversion time tC (1000
µs). From the time
SAMPLE goes HIGH to the completion of the 17th CLK pulse,
no more than 1000
µs should elapse for specified performance.
However, there is no restriction to the maximum time between
individual conversions.
Output coding for the AD677 is twos complement as shown in
Table I. The AD677 is designed to limit output coding in the
event of out-of-range input.
Table I. Serial Output Coding Format (Twos Complement)
VIN
Output Code
<Full Scale
011 . . . 11
Full Scale
011 . . . 11
Full Scale – 1 LSB
011 . . . 10
Midscale + 1 LSB
000 . . . 01
Midscale
000 . . . 00
Midscle – 1 LSB
111 . . . 11
–Full Scale + 1 LSB
100 . . . 01
–Full Scale
100 . . . 00
<–Full Scale
100 . . . 00
POWER SUPPLIES AND DECOUPLING
The AD677 has three power supply input pins. VCC and VEE
provide the supply voltages to operate the analog portions of the
AD677 including the capacitor DAC, input buffers and com-
parator. VDD provides the supply voltage which operates the
digital portions of the AD677 including the data output buffers
and the autocalibration controller.
As with most high performance linear circuits, changes in the
power supplies can produce undesired changes in the perfor-
mance of the circuit. Optimally, well regulated power supplies
with less than 1% ripple should be selected. The ac output im-
pedance of a power supply is a complex function of frequency,
and in general will increase with frequency. In other words, high
frequency switching such as that encountered with digital cir-
cuitry requires fast transient currents which most power supplies
cannot adequately provide. This results in voltage spikes on the
supplies. If these spikes exceed the
±5% tolerance of the ±12 V
supplies or the
±10% limits of the +5 V supply, ADC perfor-
mance will degrade. Additionally, spikes at frequencies higher
than 100 kHz will also degrade performance. To compensate for
the finite ac output impedance of the supplies, it is necessary to
store “reserves” of charge in bypass capacitors. These capacitors
can effectively lower the ac impedance presented to the AD677
power inputs which in turn will significantly reduce the magni-
tude of the voltage spikes. For bypassing to be effective, certain
guidelines should be followed. Decoupling capacitors, typically
0.1
µF, should be placed as closely as possible to each power
supply pin of the AD677. It is essential that these capacitors be
placed physically close to the IC to minimize the inductance of
the PCB trace between the capacitor and the supply pin. The
logic supply (VDD) should be decoupled to digital common and
the analog supplies (VCC and VEE) to analog common. The ref-
erence input is also considered as a power supply pin in this re-
gard and the same decoupling procedures apply. These points
are displayed in Figure 4.
+5V
+12V
–12V
SYSTEM
ANALOG
COMMON
SYSTEM
DIGITAL
COMMON
AGND
DGND
AD677
VEE
VCC
VREF
VDD
0.1µF
0.1µF
0.1µF
0.1µF
Figure 4. Grounding and Decoupling the AD677


Numéro de pièce similaire - AD677KN

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD677KN AD-AD677KN Datasheet
427Kb / 16P
   16-Bit 100 kSPS Sampling ADC
REV. A
logo
List of Unclassifed Man...
AD677KNZ ETC2-AD677KNZ Datasheet
149Kb / 12P
   MICROCIRCUIT, DIGITAL-LINEAR, FAST, SERIAL, 16-BIT, A/D CONVERTER, MULTICHIP SILICON
More results

Description similaire - AD677KN

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD1876 AD-AD1876_15 Datasheet
158Kb / 12P
   16-Bit 100 kSPS Sampling ADC
REV. A
AD677 AD-AD677_15 Datasheet
430Kb / 16P
   16-Bit 100 kSPS Sampling ADC
REV. A
AD676JN AD-AD676JN Datasheet
391Kb / 16P
   16-Bit 100 kSPS Sampling ADC
REV. A
AD1876 AD-AD1876 Datasheet
190Kb / 12P
   16-Bit 100 kSPS Sampling ADC
REV. A
AD676 AD-AD676_15 Datasheet
391Kb / 16P
   16-Bit 100 kSPS Sampling ADC
REV. A
AD676 AD-AD676_17 Datasheet
421Kb / 17P
   16-Bit 100 kSPS Sampling ADC
AD676 AD-AD676 Datasheet
388Kb / 16P
   16-Bit 100 kSPS Sampling ADC
REV. A
AD677 AD-AD677 Datasheet
427Kb / 16P
   16-Bit 100 kSPS Sampling ADC
REV. A
AD676KN AD-AD676KN Datasheet
391Kb / 16P
   16-Bit 100 kSPS Sampling ADC
REV. A
logo
Cirrus Logic
CDB5571-2 CIRRUS-CDB5571-2 Datasheet
689Kb / 26P
   100 kSps, 16-bit ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com