Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

SN74SSTU32864GKER Fiches technique(PDF) 1 Page - Texas Instruments

No de pièce SN74SSTU32864GKER
Description  25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI - Texas Instruments

SN74SSTU32864GKER Fiches technique(HTML) 1 Page - Texas Instruments

  SN74SSTU32864GKER Datasheet HTML 1Page - Texas Instruments SN74SSTU32864GKER Datasheet HTML 2Page - Texas Instruments SN74SSTU32864GKER Datasheet HTML 3Page - Texas Instruments SN74SSTU32864GKER Datasheet HTML 4Page - Texas Instruments SN74SSTU32864GKER Datasheet HTML 5Page - Texas Instruments SN74SSTU32864GKER Datasheet HTML 6Page - Texas Instruments SN74SSTU32864GKER Datasheet HTML 7Page - Texas Instruments SN74SSTU32864GKER Datasheet HTML 8Page - Texas Instruments SN74SSTU32864GKER Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 14 page
background image
SN74SSTU32864
25-BIT CONFIGURABLE REGISTERED BUFFER
WITH SSTL_18 INPUTS AND OUTPUTS
SCES434 – MARCH 2003
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D Member of the Texas Instruments
Widebus+
 Family
D Pinout Optimizes DDR-II DIMM PCB Layout
D Configurable as 25-Bit 1:1 or 14-Bit 1:2
Registered Buffer
D Chip-Select Inputs Gate the Data Outputs
from Changing State and Minimizes System
Power Consumption
D Output Edge-Control Circuitry Minimizes
Switching Noise in an Unterminated Line
D Supports SSTL_18 Data Inputs
D Differential Clock (CLK and CLK) Inputs
D Supports LVCMOS Switching Levels on the
Control and RESET Inputs
D RESET Input Disables Differential Input
Receivers, Resets All Registers, and
Forces All Outputs Low
D Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
D ESD Protection Exceeds JESD 22
– 5000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
description/ordering information
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VCC operation. In the
1:1 pinout configuration, only one device per DIMM is required to drive nine SDRAM loads. In the 1:2 pinout
configuration, two devices per DIMM are required to drive 18 SDRAM loads.
All inputs are SSTL_18, except the LVCMOS reset (RESET) and LVCMOS control (Cn) inputs. All outputs are
edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL_18 specifications.
The SN74SSTU32864 operates from a differential clock (CLK and CLK). Data are registered at the crossing
of CLK going high and CLK going low.
The C0 input controls the pinout configuration of the 1:2 pinout from register-A configuration (when low) to
register-B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low)
to 14-bit 1:2 (when high). C0 and C1 should not be switched during normal operation. They should be hard-wired
to a valid low or high level to configure the register in the desired mode. In the 25-bit 1:1 pinout configuration,
the A6, D6, and H6 terminals are driven low and should not be used.
The device supports low-power standby operation. When RESET is low, the differential input receivers are
disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when
RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET and Cn inputs always
must be held at a valid logic high or low level.
The two VREF pins (A3 and T3), are connected together internally by approximately 150 Ω. However, it is
necessary to connect only one of the two VREF pins to the external VREF power supply. An unused VREF pin
should be terminated with a VREF coupling capacitor.
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
0
°C to 70°C
LFBGA – GKE
Tape and reel
SN74SSTU32864GKER
SU864
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Copyright
 2003, Texas Instruments Incorporated
Widebus+ is a trademark of Texas Instruments.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.


Numéro de pièce similaire - SN74SSTU32864GKER

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SN74SSTU32864GKER TI-SN74SSTU32864GKER Datasheet
567Kb / 20P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS
More results

Description similaire - SN74SSTU32864GKER

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SN74SSTU32864D TI-SN74SSTU32864D Datasheet
352Kb / 20P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS
SN74SSTU32864 TI-SN74SSTU32864_V01 Datasheet
567Kb / 20P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS
SN74SSTU32864C TI-SN74SSTU32864C Datasheet
304Kb / 18P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL 18 INPUTS AND OUTPUTS
74SSTUB32864A TI1-74SSTUB32864A Datasheet
519Kb / 19P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER
logo
Integrated Circuit Syst...
ICSSSTU32864 ICST-ICSSSTU32864 Datasheet
110Kb / 11P
   25-Bit Configurable Registered Buffer
logo
Texas Instruments
SN74SSTUB32864 TI-SN74SSTUB32864_V01 Datasheet
482Kb / 18P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER
SN74SSTUB32864 TI1-SN74SSTUB32864 Datasheet
482Kb / 18P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER
SN74SSTV16857 TI1-SN74SSTV16857_13 Datasheet
902Kb / 12P
[Old version datasheet]   14-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS
SN74SSTV32877 TI1-SN74SSTV32877 Datasheet
392Kb / 12P
[Old version datasheet]   26-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS
SN74SSTV32867-EP TI1-SN74SSTV32867-EP Datasheet
359Kb / 11P
[Old version datasheet]   26-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND LVCMOS OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com