Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

GS81302Q38AGD-500I Fiches technique(PDF) 5 Page - GSI Technology

No de pièce GS81302Q38AGD-500I
Description  144Mb SigmaQuad-IITM Burst of 2 SRAM
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  GSI [GSI Technology]
Site Internet  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS81302Q38AGD-500I Fiches technique(HTML) 5 Page - GSI Technology

  GS81302Q38AGD-500I Datasheet HTML 1Page - GSI Technology GS81302Q38AGD-500I Datasheet HTML 2Page - GSI Technology GS81302Q38AGD-500I Datasheet HTML 3Page - GSI Technology GS81302Q38AGD-500I Datasheet HTML 4Page - GSI Technology GS81302Q38AGD-500I Datasheet HTML 5Page - GSI Technology GS81302Q38AGD-500I Datasheet HTML 6Page - GSI Technology GS81302Q38AGD-500I Datasheet HTML 7Page - GSI Technology GS81302Q38AGD-500I Datasheet HTML 8Page - GSI Technology GS81302Q38AGD-500I Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 24 page
background image
Preliminary
GS81302Q20/38AGD-500/450/400
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00a 5/2017
5/24
© 2017, GSI Technology
Background
Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are
needed. Therefore, the SigmaQuad-II+ SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O
SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from
Separate I/O SRAMs can cut the RAM’s bandwidth in half.
SigmaQuad-II B2 SRAM DDR Read
The read port samples the status of the Address Input and R pins at each rising edge of K. A low on the Read Enable-bar pin, R,
begins a read cycle. Clocking in a high on the Read Enable-bar pin, R, begins a read port deselect cycle.
SigmaQuad-II B2 SRAM DDR Write
The write port samples the status of the W pin at each rising edge of K and the Address Input pins on the following rising edge of
K. A low on the Write Enable-bar pin, W, begins a write cycle. The first of the data-in pairs associated with the write command is
clocked in with the same rising edge of K used to capture the write command. The second of the two data in transfers is captured on
the rising edge of K along with the write address. Clocking in a high on W causes a write port deselect cycle.
Special Functions
Byte Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A High on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven High or Low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 2beat data transfer. The x18
version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Example x18 RAM Write Sequence using Byte Write Enables
Data In Sample Time
BW0
BW1
D0–D8
D9–D17
Beat 1
0
1
Data In
Don’t Care
Beat 2
1
0
Don’t Care
Data In
Resulting Write Operation
Byte 1
D0–D8
Byte 2
D9–D17
Byte 3
D0–D8
Byte 4
D9–D17
Written
Unchanged
Unchanged
Written
Beat 1
Beat 2


Numéro de pièce similaire - GS81302Q38AGD-500I

FabricantNo de pièceFiches techniqueDescription
logo
GSI Technology
GS81302Q38AGD-400 GSI-GS81302Q38AGD-400 Datasheet
422Kb / 24P
   JEDEC-standard pinout and package
GS81302Q38AGD-450I GSI-GS81302Q38AGD-450I Datasheet
422Kb / 24P
   JEDEC-standard pinout and package
More results

Description similaire - GS81302Q38AGD-500I

FabricantNo de pièceFiches techniqueDescription
logo
GSI Technology
GS81302Q07E-300 GSI-GS81302Q07E-300 Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q37AGD-333 GSI-GS81302Q37AGD-333 Datasheet
428Kb / 24P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q37GE-300I GSI-GS81302Q37GE-300I Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302QT19GE-250 GSI-GS81302QT19GE-250 Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q10E-300I GSI-GS81302Q10E-300I Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302QT07E-250 GSI-GS81302QT07E-250 Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q19GE-300 GSI-GS81302Q19GE-300 Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q37E-250I GSI-GS81302Q37E-250I Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302QT37AGD-333I GSI-GS81302QT37AGD-333I Datasheet
432Kb / 25P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q07E-200I GSI-GS81302Q07E-200I Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302QT10GE-300I GSI-GS81302QT10GE-300I Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com