Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

STK25C48-W25 Fiches technique(PDF) 6 Page - List of Unclassifed Manufacturers

No de pièce STK25C48-W25
Description  2K X 8 AUTOSTORE NVSRAM
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ETC [List of Unclassifed Manufacturers]
Site Internet  
Logo ETC - List of Unclassifed Manufacturers

STK25C48-W25 Fiches technique(HTML) 6 Page - List of Unclassifed Manufacturers

  STK25C48-W25 Datasheet HTML 1Page - List of Unclassifed Manufacturers STK25C48-W25 Datasheet HTML 2Page - List of Unclassifed Manufacturers STK25C48-W25 Datasheet HTML 3Page - List of Unclassifed Manufacturers STK25C48-W25 Datasheet HTML 4Page - List of Unclassifed Manufacturers STK25C48-W25 Datasheet HTML 5Page - List of Unclassifed Manufacturers STK25C48-W25 Datasheet HTML 6Page - List of Unclassifed Manufacturers STK25C48-W25 Datasheet HTML 7Page - List of Unclassifed Manufacturers STK25C48-W25 Datasheet HTML 8Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 6 / 8 page
background image
STK25C48
July 1999
3-36
The STK25C48 is a versatile memory chip that pro-
vides several modes of operation. The STK25C48
can operate as a standard 8K x 8 SRAM. It has an
8K x 8 EEPROM shadow to which the SRAM informa-
tion can be copied, or from which the SRAM can be
updated in nonvolatile mode.
NOISE CONSIDERATIONS
Note that the STK25C48 is a high-speed memory
and so must have a high-frequency bypass capaci-
tor of approximately 0.1
µF connected between V
CC
and V
SS, using leads and traces that are as short as
possible. As with all high-speed CMOS ICs, normal
careful routing of power, ground and signals will
help prevent noise problems.
SRAM READ
The STK25C48 performs a READ cycle whenever E
and G are low and W is high. The address specified
on pins A
0-10 determines which of the 2,048
data
bytes will be accessed. When the READ is initiated
by an address transition, the outputs will be valid
after a delay of t
AVQV (READ cycle #1). If the READ is
initiated by E or G, the outputs will be valid at t
ELQV or
at t
GLQV, whichever is later (READ cycle #2). The data
outputs will repeatedly respond to address changes
within the t
AVQV access time without the need for tran-
sitions on any control input pins, and will remain valid
until another address change or until E or G is
brought high or W is brought low.
SRAM WRITE
A WRITE cycle is performed whenever E and W are
low. The address inputs must be stable prior to
entering the WRITE cycle and must remain stable
until either E or W goes high at the end of the cycle.
The data on the common I/O pins DQ
0-7 will be writ-
ten into the memory if it is valid t
DVWH before the end
of a W controlled WRITE or t
DVEH before the end of an
E controlled WRITE.
It is recommended that G be kept high during the
entire WRITE cycle to avoid data bus contention on
the common I/O lines. If G is left low, internal circuitry
will turn off the output buffers t
WLQZ after W goes low.
AutoStore™ OPERATION
The STK25C48 uses the intrinsic system capaci-
tance to perform an automatic store on power down.
As long as the system power supply takes at least
t
STORE
to decay from V
SWITCH
down to 3.6V, the
STK25C48 will safely and automatically store the
SRAM
data in EEPROM on power down.
In order to prevent unneeded STORE operations,
automatic STORE will be ignored unless at least one
WRITE
operation has taken place since the most
recent STORE or RECALL cycle.
POWER-UP RECALL
During power up, or after any low-power condition
(V
CC < VRESET), an internal RECALL request will be
latched. When V
CC once again exceeds the sense
voltage of V
SWITCH, a RECALL cycle will automatically
be initiated and will take t
RESTORE to complete.
If the STK25C48 is in a WRITE state at the end of
power-up RECALL, the SRAM data will be corrupted.
To help avoid this situation, a 10K Ohm resistor
should be connected either between W and system
V
CC or between E and system VCC.
HARDWARE PROTECT
The STK25C48 offers hardware protection against
inadvertent STORE operation and SRAM WRITEs
during low-voltage conditions. When V
CC < VSWITCH,
STORE
operations and SRAM WRITEs are inhibited.
LOW AVERAGE ACTIVE POWER
The STK25C48 draws significantly less current
when it is cycled at times longer than 50ns. Figure 2
shows the relationship between I
CC and READ cycle
time. Worst-case current consumption is shown for
both CMOS and TTL input levels (commercial tem-
perature range, V
CC = 5.5V, 100% duty cycle on chip
enable). Figure 3 shows the same relationship for
WRITE
cycles. If the chip enable duty cycle is less
than 100%, only standby current is drawn when the
chip is disabled. The overall average current drawn
by the STK25C48 depends on the following items:
1) CMOS vs. TTL input levels; 2) the duty cycle of
chip enable; 3) the overall cycle rate for accesses;
4) the ratio of READs to WRITEs; 5) the operating
temperature; 6) the V
CC level; and 7) I/O loading.
DEVICE OPERATION


Numéro de pièce similaire - STK25C48-W25

FabricantNo de pièceFiches techniqueDescription
logo
Simtek Corporation
STK25C48 SIMTEK-STK25C48 Datasheet
310Kb / 10P
   2K x 8 AutoStore??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
More results

Description similaire - STK25C48-W25

FabricantNo de pièceFiches techniqueDescription
logo
Cypress Semiconductor
STK22C48 CYPRESS-STK22C48 Datasheet
514Kb / 14P
   16 Kbit (2K x 8) AutoStore nvSRAM
logo
Simtek Corporation
STK17T88 SIMTEK-STK17T88 Datasheet
581Kb / 28P
   32K x 8 AutoStore nvSRAM
STK25C48 SIMTEK-STK25C48 Datasheet
310Kb / 10P
   2K x 8 AutoStore??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
logo
List of Unclassifed Man...
STK15C68 ETC-STK15C68 Datasheet
76Kb / 9P
   8K x 8 AutoStore nvSRAM
STK22C48 ETC1-STK22C48 Datasheet
297Kb / 11P
   2K x 8 AutoStore??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
STK10C48 ETC-STK10C48 Datasheet
106Kb / 9P
   2K X 8 NVSRAM
logo
Cypress Semiconductor
STK14C88-5 CYPRESS-STK14C88-5 Datasheet
535Kb / 17P
   256 Kbit (32K x 8) AutoStore nvSRAM
logo
Simtek Corporation
U631H16 SIMTEK-U631H16 Datasheet
133Kb / 13P
   SimtekSoftStore 2K x 8 nvSRAM
U630H16 SIMTEK-U630H16 Datasheet
152Kb / 15P
   HardStore 2K x 8 nvSRAM
logo
List of Unclassifed Man...
U63716 ETC-U63716 Datasheet
206Kb / 13P
   CAPSTORE 2K X 8 NVSRAM
More results


Html Pages

1 2 3 4 5 6 7 8


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com