Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

8XC562 Fiches technique(PDF) 11 Page - NXP Semiconductors

No de pièce 8XC562
Description  80C51 FAMILY DERIVATIVES
Download  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  PHILIPS [NXP Semiconductors]
Site Internet  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

8XC562 Fiches technique(HTML) 11 Page - NXP Semiconductors

Back Button 8XC562 Datasheet HTML 7Page - NXP Semiconductors 8XC562 Datasheet HTML 8Page - NXP Semiconductors 8XC562 Datasheet HTML 9Page - NXP Semiconductors 8XC562 Datasheet HTML 10Page - NXP Semiconductors 8XC562 Datasheet HTML 11Page - NXP Semiconductors 8XC562 Datasheet HTML 12Page - NXP Semiconductors 8XC562 Datasheet HTML 13Page - NXP Semiconductors 8XC562 Datasheet HTML 14Page - NXP Semiconductors 8XC562 Datasheet HTML 15Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 60 page
background image
Philips Semiconductors
80C51 Family Derivatives
8XC552/562 overview
1996 Aug 06
11
The CPU interfaces to the I2C logic via the following four special
function registers: S1CON (SIO1 control register), S1STA (SIO1
status register), S1DAT (SIO1 data register), and S1ADR (SIO1
slave address register). The SIO1 logic interfaces to the external I2C
bus via two port 1 pins: P1.6/SCL (serial clock line) and P1.7/SDA
(serial data line).
A typical I2C bus configuration is shown in Figure 10, and Figure 11
shows how a data transfer is accomplished on the bus. Depending
on the state of the direction bit (R/W), two types of data transfers are
possible on the I2C bus:
1. Data transfer from a master transmitter to a slave receiver. The
first byte transmitted by the master is the slave address. Next
follows a number of data bytes. The slave returns an
acknowledge bit after each received byte.
2. Data transfer from a slave transmitter to a master receiver. The
first byte (the slave address) is transmitted by the master. The
slave then returns an acknowledge bit. Next follows the data
bytes transmitted by the slave to the master. The master returns
an acknowledge bit after all received bytes other than the last
byte. At the end of the last received byte, a “not acknowledge” is
returned.
The master device generates all of the serial clock pulses and the
START and STOP conditions. A transfer is ended with a STOP
condition or with a repeated START condition. Since a repeated
START condition is also the beginning of the next serial transfer, the
I2C bus will not be released.
Modes of Operation: The on-chip SIO1 logic may operate in the
following four modes:
1. Master Transmitter Mode:
Serial data output through P1.7/SDA while P1.6/SCL outputs the
serial clock. The first byte transmitted contains the slave address
of the receiving device (7 bits) and the data direction bit. In this
case the data direction bit (R/W) will be logic 0, and we say that
a “W” is transmitted. Thus the first byte transmitted is SLA+W.
Serial data is transmitted 8 bits at a time. After each byte is
transmitted, an acknowledge bit is received. START and STOP
conditions are output to indicate the beginning and the end of a
serial transfer.
2. Master Receiver Mode:
The first byte transmitted contains the slave address of the
transmitting device (7 bits) and the data direction bit. In this case
the data direction bit (R/W) will be logic 1, and we say that an “R”
is transmitted. Thus the first byte transmitted is SLA+R. Serial
data is received via P1.7/SDA while P1.6/SCL outputs the serial
clock. Serial data is received 8 bits at a time. After each byte is
received, an acknowledge bit is transmitted. START and STOP
conditions are output to indicate the beginning and end of a
serial transfer.
3. Slave Receiver Mode:
Serial data and the serial clock are received through P1.7/SDA
and P1.6/SCL. After each byte is received, an acknowledge bit is
transmitted. START and STOP conditions are recognized as the
beginning and end of a serial transfer. Address recognition is
performed by hardware after reception of the slave address and
direction bit.
4. Slave Transmitter Mode:
The first byte is received and handled as in the slave receiver
mode. However, in this mode, the direction bit will indicate that
the transfer direction is reversed. Serial data is transmitted via
P1.7/SDA while the serial clock is input through P1.6/SCL.
START and STOP conditions are recognized as the beginning
and end of a serial transfer.
In a given application, SIO1 may operate as a master and as a
slave. In the slave mode, the SIO1 hardware looks for its own slave
address and the general call address. If one of these addresses is
detected, an interrupt is requested. When the microcontroller wishes
to become the bus master, the hardware waits until the bus is free
before the master mode is entered so that a possible slave action is
not interrupted. If bus arbitration is lost in the master mode, SIO1
switches to the slave mode immediately and can detect its own
slave address in the same serial transfer.
SIO1 Implementation and Operation: Figure 12 shows how the
on-chip I2C bus interface is implemented, and the following text
describes the individual blocks.
INPUT FILTERS AND OUTPUT STAGES
The input filters have I2C compatible input levels. If the input voltage
is less than 1.5V, the input logic level is interpreted as 0; if the input
voltage is greater than 3.0V, the input logic level is interpreted as 1.
Input signals are synchronized with the internal clock (fOSC/4), and
spikes shorter than three oscillator periods are filtered out.
The output stages consist of open drain transistors that can sink
3mA at VOUT < 0.4V. These open drain outputs do not have
clamping diodes to VDD. Thus, if the device is connected to the I2C
bus and VDD is switched off, the I2C bus is not affected.
ADDRESS REGISTER, S1ADR
This 8-bit special function register may be loaded with the 7-bit slave
address (7 most significant bits) to which SIO1 will respond when
programmed as a slave transmitter or receiver. The LSB (GC) is
used to enable general call address (00H) recognition.
COMPARATOR
The comparator compares the received 7-bit slave address with its
own slave address (7 most significant bits in S1ADR). It also
compares the first received 8-bit byte with the general call address
(00H). If an equality is found, the appropriate status bits are set and
an interrupt is requested.
SHIFT REGISTER, S1DAT
This 8-bit special function register contains a byte of serial data to
be transmitted or a byte which has just been received. Data in
S1DAT is always shifted from right to left; the first bit to be
transmitted is the MSB (bit 7) and, after a byte has been received,
the first bit of received data is located at the MSB of S1DAT. While
data is being shifted out, data on the bus is simultaneously being
shifted in; S1DAT always contains the last byte present on the bus.
Thus, in the event of lost arbitration, the transition from master
transmitter to slave receiver is made with the correct data in S1DAT.


Numéro de pièce similaire - 8XC562

FabricantNo de pièceFiches techniqueDescription
logo
Intel Corporation
8XC51 INTEL-8XC51 Datasheet
311Kb / 22P
   CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
logo
NXP Semiconductors
8XC51 NXP-8XC51 Datasheet
238Kb / 32P
   80C51 8-bit microcontroller family 128/256 byte RAM ROMless low voltage (2.7 V–5.5 V), low power, high speed (33 MHz)
2000 Aug 07
8XC51FA PHILIPS-8XC51FA Datasheet
355Kb / 56P
   80C51 8-bit microcontroller family 8K-4K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33 MHz)
2000 Aug 07
8XC51FA PHILIPS-8XC51FA Datasheet
348Kb / 55P
   8-bit CMOS (low voltage, low power and high speed) microcontroller families
1999 Apr 01
8XC51FB PHILIPS-8XC51FB Datasheet
233Kb / 58P
   Low power single card reader
2003 Oct 30
More results

Description similaire - 8XC562

FabricantNo de pièceFiches techniqueDescription
logo
NXP Semiconductors
P87CL52X2 PHILIPS-P87CL52X2 Datasheet
301Kb / 47P
   80C51 8-bit microcontroller family
2003 May 14
P83C660X2 PHILIPS-P83C660X2 Datasheet
574Kb / 102P
   80C51 8-bit microcontroller family
2003 Oct 02
P89C51RB2HXX PHILIPS-P89C51RB2HXX Datasheet
314Kb / 56P
   80C51 8-bit Flash microcontroller family
2002 May 24
P89C51RD2 PHILIPS-P89C51RD2 Datasheet
404Kb / 68P
   80C51 8-bit Flash microcontroller family
2002 Jul 18
P89C60X2 PHILIPS-P89C60X2 Datasheet
342Kb / 56P
   80C51 8-bit Flash microcontroller family
2003 Sep 11
P89C660 PHILIPS-P89C660 Datasheet
491Kb / 89P
   80C51 8-bit Flash microcontroller family
2002 Oct 28
P89C51X2 PHILIPS-P89C51X2 Datasheet
319Kb / 48P
   80C51 8-bit Flash microcontroller family
2002 Jun 05
P87C51MB2 PHILIPS-P87C51MB2 Datasheet
394Kb / 34P
   80C51 8-bit microcontroller family with extended memory
2001 Apr 06
89C536 PHILIPS-89C536 Datasheet
269Kb / 32P
   80C51 8-bit microcontroller family 16K/64K/512 FLASH
1998 Apr 24
89C58 PHILIPS-89C58 Datasheet
226Kb / 32P
   80C51 8-bit microcontroller family 4K/8K/16K/32K Flash
1999 Oct 27
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com