Moteur de recherche de fiches techniques de composants électroniques |
|
SI5316-EVB Fiches technique(PDF) 5 Page - Silicon Laboratories |
|
SI5316-EVB Fiches technique(HTML) 5 Page - Silicon Laboratories |
5 / 26 page Si531x-EVB Si532x-EVB Rev. 0.6 5 Table 2 shows how the various components should be configured for the three modes of operation. For a differential external reference, connect the balanced input signals to J1 and J2. For single-ended operation, connect the input signal to J2 and disconnect J1. R35 is provided so that a different termination scheme can be used. If R35 is populated, then remove R9 and R36. 5.4. Two and Three Level Inputs The two-level and three-level inputs can all be manually configured by installing jumper plugs at J9. The two level inputs are either H or L. For the three-level inputs, the M level is achieved by not installing a jumper plug at a given location. J9 can also be used as a connection to an external circuit that controls these pins. J17 is a ten pin ribbon header that is provided so that an external processor can control the Si532x over either the SPI or I2C bus. J14 is another ten pin ribbon header that brings out all of the status outputs from the Si532x. Note that some pins are shared and serve as both inputs and outputs, depending on how the device is configured. For users that wish to remotely access the input and output pins settings as well as serial ports with external hardware, all three of these headers can be connected to ribbon cables. 5.5. CPLD and Power This CPLD is required for the MCU to control the Si532x. The CPLD provides two main functions: it translates the voltage level from 3.3 V (the MCU voltage) to the Si532x voltage (either 1.8, 2.5, or 3.3 V). The MCU communicates to the CPLD with the SPI signals SS_CPLD_B (slave select), MISO (master in, slave out), MOSI (master out, slave in), and SCLK. The MCU can talk to CPLD-resident registers that are connected to pins that control the Si532x's pins, mainly for pin control mode. When the MCU wishes to access a Si532x register, the SPI signals are passed through the CPLD, while being level translated, to the Si532x. The CPLD is an EE device that retains its code and is loaded through the JTAG port (J27). The core of the CPLD runs at 1.8 V, which is provided by voltage regulator U6. The CPLD also logically connects many of the LEDs to the appropriate Si532x pins. Table 2. Reference Input Mode Mode Xtal1 Ext Ref2 Wide Band Input 1 NC3 J1 NC Input 2 NC J2 NC C30 NOPOP4 install install C5 NOPOP install NOPOP R34 NOPOP NOPOP install R15 install NOPOP NOPOP RATE0 M—H RATE1 M—H RATE5 LNC — Notes: 1. Xtal is 114.285 MHz third overtone; 40 MHz fundamental for the Si5327-EVB 2. For external reference frequencies and RATE pin settings, see the Si53xx-RM Any-Frequency Precision Clock Family Reference Manual. 3. NC—No connect. 4. NOPOP—Do not install this component. 5. RATE options for Si5327 only. |
Numéro de pièce similaire - SI5316-EVB |
|
Description similaire - SI5316-EVB |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |