Moteur de recherche de fiches techniques de composants électroniques
Nom de la pièce
S29GL01GT12TFByyx Datasheet(Fiches technique) 27 Page - Cypress Semiconductor
Numéro de pièce
CYPRESS [Cypress Semiconductor]
Document Number: 002-00247 Rev. *G
Page 27 of 105
The system must write the Program Resume command to exit the Program Suspend mode and continue the programming
operation. Further writes of the Program Resume command are ignored. Another Program Suspend command can be written after
the device has resumed programming.
Program operations can be interrupted as often as necessary but in order for a program operation to progress to completion there
must be some periods of time between resume and the next suspend command greater than or equal to t
Algorithm Controller (EAC) on page 19.
Program suspend and resume is not supported while entered in an ASO.
The device supports program operations when the system asserts V
on the WP#/ACC or ACC pin. When WP#/ACC or ACC pin is
lowered back to V
the device exits the Accelerated Programming mode and returns to normal operation. The WP#/ACC is
tolerant but is not designed to accelerate the program functions. If the system asserts V
on this input, the device
automatically enters the Unlock Bypass mode. The system can then use the Write Buffer Load command sequence provided by the
Unlock Bypass mode. Note that if a ‘Write-to-Buffer-Abort Reset’ is required while in Unlock Bypass mode, the full 3-cycle RESET
command sequence must be used to reset the device. Removing V
from the ACC input, upon completion of the embedded
program operation, returns the device to normal operation. Note that the WP#/ACC pin must not be at V
for operations other than
accelerated programming, or device damage may result. WP# contains an internal pull-up; when unconnected, WP# is at V
Accelerated programming is supported at room temperature only.
Sectors must be unlocked prior to raising WP#/ACC to V
It is recommended that WP#/ACC apply V
after power-up sequence is completed. In addition, it is recommended that WP#/
ACC apply from V
before powering down V
This device features an Unlock Bypass mode to facilitate shorter programming commands. Once the device enters the Unlock
Bypass mode, only two write cycles are required to program data, instead of the normal four cycles.The device will also support the
Write to Buffer command and will only require four+ write cycles.
This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total
programming time. The Command Summary on page 48 shows the requirements for the unlock bypass command sequences.
During the unlock bypass mode, only the Read, Program, Write Buffer Programming, Write-to-Buffer-Abort Reset, Status Register
Read, Status Register Clear, Soft Reset, Unlock Bypass Sector Erase, Unlock Bypass Chip Erase, Unlock Erase Suspend/Resume,
Unlock Bypass Suspend/Resume, and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must
issue the two-cycle unlock bypass reset command sequence. The first cycle address is ‘don't care’ and the data 90h. The second
cycle need only contain the data 00h. The sector then returns to the read mode.
Software Functions and Sample Code
The following are C source code examples of using the unlock bypass entry, program, and exit functions. Refer to the Cypress Low
Level Driver User’s Guide for general information on Cypress flash memory software development guidelines.
Table 5.2 Unlock Bypass Entry (LLD Function = lld_UnlockBypassEntryCmd)
Base + AAAh
Base + 555h
Base + 555h
Base + 2AAh
Base + AAAh
Base + 555h
AllDATASHEET vous a-t-il été utile ?
[ DONATE ]
À propos de Alldatasheet
Politique de confidentialité
Echange de liens
All Rights Reserved ©
|   Chinese :
| German :
| Japanese :
| Russian :
| Spanish :
| French :
| Italian :
| Portuguese :
| Polish :