Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

S29GL512T11DHVyyx Fiches technique(PDF) 64 Page - Cypress Semiconductor

No de pièce S29GL512T11DHVyyx
Description  1 Gbit (128 Mbyte), 512 Mbit (64 Mbyte)
Download  105 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  CYPRESS [Cypress Semiconductor]
Site Internet  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

S29GL512T11DHVyyx Fiches technique(HTML) 64 Page - Cypress Semiconductor

Back Button S29GL512T11DHVyyx Datasheet HTML 60Page - Cypress Semiconductor S29GL512T11DHVyyx Datasheet HTML 61Page - Cypress Semiconductor S29GL512T11DHVyyx Datasheet HTML 62Page - Cypress Semiconductor S29GL512T11DHVyyx Datasheet HTML 63Page - Cypress Semiconductor S29GL512T11DHVyyx Datasheet HTML 64Page - Cypress Semiconductor S29GL512T11DHVyyx Datasheet HTML 65Page - Cypress Semiconductor S29GL512T11DHVyyx Datasheet HTML 66Page - Cypress Semiconductor S29GL512T11DHVyyx Datasheet HTML 67Page - Cypress Semiconductor S29GL512T11DHVyyx Datasheet HTML 68Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 105 page
background image
Document Number: 002-00247 Rev. *G
Page 64 of 105
S29GL01GT, S29GL512T
The data appears on DQ15-DQ0 (DQ7-DQ0 in x8 mode) when CE# is Low, OE# is Low, WE# remains High, address remains
stable, and the asynchronous access times are satisfied. Address access time (tACC) is equal to the delay from stable addresses to
valid output data. The chip enable access time (tCE) is the delay from stable CE# to valid data at the outputs. In order for the read
data to be driven on to the data outputs the OE# signal must be Low at least the output enable time (tOE) before valid data is
available.
At the completion of the random access time from CE# active (tCE), address stable (tACC), or OE# active (tOE), whichever occurs
latest, the data outputs will provide valid read data from the currently active address map mode. If CE# remains Low and any of the
Amax to A4 address signals change to a new value, a new random read access begins. If CE# remains Low and OE# goes High the
interface transitions to the Read with Output Disable state. If CE# remains Low, OE# goes High, and WE# goes Low, the interface
transitions to the Write state. If CE# returns High, the interface goes to the Standby state. Back to Back accesses, in which CE#
remains Low between accesses, requires an address change to initiate the second access. See Asynchronous Read Operations
on page 75.
9.4.3
Page Read
After a Random Read access is completed, if CE# remains Low, OE# remains Low, the Amax to A4 address signals remain stable,
and any of the A3 to A0 address signals change, a new access within the same Page begins. In x8 mode, when any of the A3 to A-
1 address signals change, a new access within the same Page begins. The Page Read completes much faster (tPACC) than a
Random Read access.
9.5
Write
9.5.1
Asynchronous Write
When WE# goes Low after CE is Low, there is a transition from one of the read states to the Write state. If WE# is Low before CE#
goes Low, there is a transition from the Standby state directly to the Write state without beginning a read access.
When CE# is Low, OE# is High, and WE# goes Low, a write data transfer begins. Note, OE# and WE# should never be Low at the
same time to ensure no data bus contention between the host system and memory. When the asynchronous write cycle timing
requirements are met the WE# can go High to capture the address and data values in to EAC command memory.
Address is captured by the falling edge of WE# or CE#, whichever occurs later. Data is captured by the rising edge of WE# or CE#,
whichever occurs earlier.
When CE# is Low before WE# goes Low and stays Low after WE# goes High, the access is called a WE# controlled Write. When
WE# is High and CE# goes High, there is a transition to the Standby state. If CE# remains Low and WE# goes High, there is a
transition to the Read with Output Disable state.
When WE# is Low before CE# goes Low and remains Low after CE# goes High, the access is called a CE# controlled Write. A CE#
controlled Write transitions to the Standby state.
If WE# is Low before CE# goes Low, the write transfer is started by CE# going Low. If WE# is Low after CE# goes High, the address
and data are captured by the rising edge of CE#. These cases are referred to as CE# controlled write state transitions.
Write followed by Read accesses, in which CE# remains Low between accesses, requires an address change to initiate the
following read access.
Back to Back accesses, in which CE# remains Low between accesses, requires an address change to initiate the second access.
The EAC command memory array is not readable by the host system and has no ASO. The EAC examines the address and data in
each write transfer to determine if the write is part of a legal command sequence. When a legal command sequence is complete the
EAC will initiate the appropriate EA.
9.5.2
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on WE# will not initiate a write cycle.
9.5.3
Logical Inhibit
Write cycles are inhibited by holding OE# at VIL, or CE# at VIH, or WE# at VIH. To initiate a write cycle, CE# and WE# must be Low
(VIL) while OE# is High (VIH).


Numéro de pièce similaire - S29GL512T11DHVyyx

FabricantNo de pièceFiches techniqueDescription
logo
SPANSION
S29GL512N SPANSION-S29GL512N Datasheet
2Mb / 110P
   MirrorBit Flash Family
logo
Cypress Semiconductor
S29GL512N CYPRESS-S29GL512N Datasheet
1Mb / 92P
   512, 256, 128 Mbit, 3 V, Page Flash Featuring 110 nm MirrorBit
logo
SPANSION
S29GL512N10FAI010 SPANSION-S29GL512N10FAI010 Datasheet
2Mb / 100P
   3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit??Process Technology
S29GL512N10FAI012 SPANSION-S29GL512N10FAI012 Datasheet
2Mb / 100P
   3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit??Process Technology
S29GL512N10FAI013 SPANSION-S29GL512N10FAI013 Datasheet
2Mb / 100P
   3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit??Process Technology
More results

Description similaire - S29GL512T11DHVyyx

FabricantNo de pièceFiches techniqueDescription
logo
Cypress Semiconductor
S29GL01GS CYPRESS-S29GL01GS Datasheet
1Mb / 108P
   1-Gbit (128 Mbyte)/512-Mbit (64 Mbyte)/256-Mbit (32 Mbyte)/128-Mbit (16 Mbyte),3.0 V, GL-S Flash Memory
logo
Renesas Technology Corp
HB28K032MM3 RENESAS-HB28K032MM3 Datasheet
526Kb / 91P
   MultiMediaCard 32 MByte/64 MByte/128 MByte/256 MByte/512 MByte
logo
Cypress Semiconductor
S26KL512S CYPRESS-S26KL512S Datasheet
8Mb / 98P
   512 Mbit (64 Mbyte), 256 Mbit (32 Mbyte), 128 Mbit (16 Mbyte) 1.8V/3.0V
logo
Numonyx B.V
SMSXXXAF NUMONYX-SMSXXXAF Datasheet
1Mb / 61P
   64 MByte, 128 MByte, 256 MByte 512 MByte and 1 GByte, 3.3V Supply Secure Digital??Card
logo
Renesas Technology Corp
HB28H016MM2 RENESAS-HB28H016MM2 Datasheet
497Kb / 90P
   MultiMediaCard 16 MByte/32 MByte/64 MByte/128 MByte
logo
Hitachi Semiconductor
HB28D032MM2 HITACHI-HB28D032MM2 Datasheet
329Kb / 88P
   MultiMediaCard 16 Mbyte/32 Mbyte/64 Mbyte/128 MByte
logo
Numonyx B.V
SMCXXXAF NUMONYX-SMCXXXAF Datasheet
1Mb / 82P
   32 Mbyte, 64 Mbyte, 128 Mbyte, 256 Mbyte and 512 Mbyte 3.3 V / 5 V supply CompactFlash??card
logo
Cypress Semiconductor
S70FL01GS CYPRESS-S70FL01GS Datasheet
355Kb / 19P
   1 Gbit (128 Mbyte) 3.0V SPI Flash
S25FL116K CYPRESS-S25FL116K Datasheet
3Mb / 90P
   16 Mbit (2 Mbyte), 32 Mbit (4 Mbyte), 64 Mbit (8 Mbyte) 3.0V SPI Flash Memory
logo
SPANSION
S25FL512SAGMFI010 SPANSION-S25FL512SAGMFI010 Datasheet
1Mb / 140P
   512 Mbit (64 Mbyte) MirrorBit짰 Flash Non-Volatile Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com