 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
S34ML01G2 Fiches technique(PDF) 7 Page - Cypress Semiconductor |
|
||||||||||||||||||||||||||||||
S34ML01G2 Fiches technique(HTML) 7 Page - Cypress Semiconductor |
|
|
7 / 76 page  S34ML01G2 S34ML02G2 S34ML04G2 Document Number: 002-00499 Rev. *N Page 7 of 76 Figure 1.5 67-BGA Contact (Balls Down, Top View) 1.3 Pin Description Notes: 1. A 0.1 µF capacitor should be connected between the VCC Supply Voltage pin and the VSS Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations. 2. An internal voltage detector disables all functions whenever VCC is below 1.8V to protect the device from any involuntary program/erase during power transitions. Table 1.2 Pin Description Pin Name Description I/O0 - I/O7 (×8) Inputs/Outputs. The I/O pins are used for command input, address input, data input, and data output. The I/O pins float to High-Z when the device is deselected or the outputs are disabled. I/O8 - I/O15 (×16) CLE Command Latch Enable. This input activates the latching of the I/O inputs inside the Command Register on the rising edge of Write Enable (WE#). ALE Address Latch Enable. This input activates the latching of the I/O inputs inside the Address Register on the rising edge of Write Enable (WE#). CE# Chip Enable. This input controls the selection of the device. When the device is not busy CE# low selects the memory. WE# Write Enable. This input latches Command, Address and Data. The I/O inputs are latched on the rising edge of WE#. RE# Read Enable. The RE# input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid tREA after the falling edge of RE# which also increments the internal column address counter by one. WP# Write Protect. The WP# pin, when low, provides hardware protection against undesired data modification (program / erase). R/B# Ready Busy. The Ready/Busy output is an Open Drain pin that signals the state of the memory. VCC Supply Voltage. The VCC supplies the power for all the operations (Read, Program, Erase). An internal lock circuit prevents the insertion of Commands when VCC is less than VLKO. VSS Ground. NC Not Connected. D2 D3 D4 D5 D6 C1 C2 C3 C4 C5 C6 B1 B2 B3 B4 B5 B6 A2 A3 A6 NC NC NC WE# CE# VSS ALE WP# NC NC NC CLE RE# NC NC E2 E3 E4 E5 E6 NC NC NC NC NC F2 F3 F4 F5 F6 NC NC NC NC NC NC NC NC NC NC G2 G3 G4 G5 G6 NC NC NC I/O0 NC H1 H2 H3 H4 H5 H6 I/O5 VCC NC I/O1 NC NC J1 J2 J3 J4 J5 J6 I/O6 I/O4 I/O3 I/O2 VSS NC K1 K2 K3 K6 NC NC NC NC D7 C7 C8 B7 B8 A7 A8 NC NC NC RY/BY# NC NC E7 NC F7 NC NC G7 VCC H7 H8 NC I/O7 J7 J8 NC VSS K7 K8 NC NC |
Numéro de pièce similaire - S34ML01G2 |
|
Description similaire - S34ML01G2 |
|
|
Lien URL |
| Politique de confidentialité |
| ALLDATASHEET.FR |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
