Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼
Nom de la pièce
         Description


CY8C4128FNI-BL473 Datasheet(Fiches technique) 1 Page - Cypress Semiconductor

Numéro de pièce CY8C4128FNI-BL473
Description  Programmable System-on-Chip
Télécharger  47 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  CYPRESS [Cypress Semiconductor]
Site Internet  http://www.cypress.com
Logo 

 
 1 page
background image
PRELIMINARY
PSoC® 4: PSoC 4XX8_BLE
Family Datasheet
Programmable System-on-Chip (PSoC®)
Cypress Semiconductor Corporation
198 Champion Court
San Jose
, CA 95134-1709
408-943-2600
Document Number: 001-94624 Rev. *K
Revised May 11, 2016
General Description
PSoC® 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an
ARM® Cortex™-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The
PSoC 4XX8_BLE product family, based on this platform, is a combination of a microcontroller with an integrated Bluetooth Low Energy
(BLE), also known as Bluetooth Smart, radio and subsystem (BLESS). The other features include digital programmable logic,
high-performance analog-to-digital conversion (ADC), opamps with Comparator mode, and standard communication and timing
peripherals. The PSoC 4XX8_BLE products will be fully upward compatible with members of the PSoC 4 platform for new applications
and design needs. The programmable analog and digital subsystems allow flexibility and in-field tuning of the design.
Features
32-bit MCU Subsystem
48-MHz ARM Cortex-M0 CPU with single-cycle multiply
Up to 256 KB of flash with Read Accelerator
Up to 32 KB of SRAM
BLE Radio and Subsystem
2.4-GHz RF transceiver with 50-Ω antenna drive
Digital PHY
Link-Layer engine supporting master and slave modes
RF output power: –18 dBm to +3 dBm
RX sensitivity: –92 dBm
RX current: 18.7 mA
TX current: 16.5 mA at 0 dBm
RSSI: 1-dB resolution
Programmable Analog
Four opamps with reconfigurable high-drive external and
high-bandwidth internal drive, Comparator modes, and ADC
input buffering capability. Can operate in Deep Sleep mode.
12-bit, 1-Msps SAR ADC with differential and single-ended
modes; Channel Sequencer with signal averaging
Two current DACs (IDACs) for general-purpose or capacitive
sensing applications on any pin
Two low-power comparators that operate in Deep Sleep mode
Programmable Digital
Four programmable logic blocks called universal digital blocks,
(UDBs), each with eight macrocells and data path
Cypress-provided peripheral component library, user-defined
state machines, and Verilog input
Power Management
Active mode: 1.7 mA at 3-MHz flash program execution
Deep Sleep mode: 1.3 µA with watch crystal oscillator (WCO)
on
Hibernate mode: 150 nA with RAM retention
Stop mode: 60 nA
Capacitive Sensing
Cypress Capacitive Sigma-Delta (CSD) provides best-in-class
SNR (>5:1) and liquid tolerance
Cypress-supplied software component makes capacitive
sensing design easy
Automatic hardware tuning algorithm (SmartSense™)
Segment LCD Drive
LCD drive supported on all pins (common or segment)
Operates in Deep Sleep mode with four bits per pin memory
Serial Communication
Two independent run-time reconfigurable serial communi-
cation blocks (SCBs) with reconfigurable I2C, SPI, or UART
functionality
Timing and Pulse-Width Modulation
Four 16-bit timer/counter pulse-width modulator (TCPWM)
blocks
Center-aligned, Edge, and Pseudo-random modes
Comparator-based triggering of Kill signals for motor drive and
other high-reliability digital logic applications
Up to 36 Programmable GPIOs
7mm × 7mm 56-pin QFN package
76-ball CSP and thin CSP packages
Any GPIO pin can be CapSense, LCD, analog, or digital
Two overvoltage-tolerant (OVT) pins; drive modes, strengths,
and slew rates are programmable
PSoC Creator™ Design Environment
Integrated Design Environment (IDE) provides schematic
design entry and build (with analog and digital automatic
routing)
API components for all fixed-function and programmable
peripherals
Industry-Standard Tool Compatibility
After schematic entry, development can be done with
ARM-based industry-standard development tools




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47 


Datasheet Download




Lien URL

AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Favoris   |   Echange de liens   |   Fabricants
All Rights Reserved © Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl