Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

MC100LVEP111 Fiches technique(PDF) 8 Page - ON Semiconductor

No de pièce MC100LVEP111
Description  2.5V / 3.3V 2:1:10 Differential ECL/PECL/HSTL Clock Driver
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ONSEMI [ON Semiconductor]
Site Internet  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

MC100LVEP111 Fiches technique(HTML) 8 Page - ON Semiconductor

Back Button MC100LVEP111_15 Datasheet HTML 4Page - ON Semiconductor MC100LVEP111_15 Datasheet HTML 5Page - ON Semiconductor MC100LVEP111_15 Datasheet HTML 6Page - ON Semiconductor MC100LVEP111_15 Datasheet HTML 7Page - ON Semiconductor MC100LVEP111_15 Datasheet HTML 8Page - ON Semiconductor MC100LVEP111_15 Datasheet HTML 9Page - ON Semiconductor MC100LVEP111_15 Datasheet HTML 10Page - ON Semiconductor MC100LVEP111_15 Datasheet HTML 11Page - ON Semiconductor MC100LVEP111_15 Datasheet HTML 12Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 14 page
background image
MC100LVEP111
www.onsemi.com
8
Figure 5. Typical MC100LVEP111 Phase Noise Plot at fCarrier = 156.25 MHz, VCC = 3.3 V, 255C
The above phase noise data was captured using Agilent
E5052A/B. The data displays the input phase noise and
output phase noise used to calculate the additive phase jitter
at a specified integration range. The additive RMS phase
jitter contributed by the device (integrated between 12 kHz
and 20 MHz) is 53 fs. The additive RMS phase jitter
performance of the fanout buffer is highly dependent on the
phase noise of the input source.
To obtain the most precise additive phase noise
measurement, it is vital that the source phase noise be
notably lower than that of the DUT. If the phase noise of the
source is greater than the noise floor of the device under test,
the source noise will dominate the additive phase jitter
calculation and lead to an incorrect negative result for the
additive phase noise within the integration range. The
Figure above is a good example of the MC100LVEP111
source generator phase noise having a significantly lower
floor than the DUT and results in an additive phase jitter of
53 fs.
Additive RMS phase jitter =
√RMS phase jitter of output2 − RMS phase jitter of input2
53 fs
+ 138.18 fs2 * 127.59 fs2
Figure 5 was created with measured data from
Agilent−E5052B Signal Source Analyzer using ON
Semiconductor Phase Noise Explorer web tool. This free
application enables an interactive environment for advanced
phase noise and jitter analysis of timing devices and clock
tree designs. To see the performance of MC100LVEP111
beyond conditions outlined in this datasheet, please visit the
ON Semiconductor Green Point Design Tools homepage.


Numéro de pièce similaire - MC100LVEP111_15

FabricantNo de pièceFiches techniqueDescription
logo
ON Semiconductor
MC100LVEP111FA ONSEMI-MC100LVEP111FA Datasheet
131Kb / 8P
   Low-Voltage 1:10 Differential LVECL/LVPECL/LVEPECL/HSTL Clock Driver
December, 2008 ??Rev. 17
MC100LVEP111FA ONSEMI-MC100LVEP111FA Datasheet
155Kb / 10P
   2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver
November, 2006 ??Rev. 13
MC100LVEP111FAG ONSEMI-MC100LVEP111FAG Datasheet
155Kb / 10P
   2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver
November, 2006 ??Rev. 13
MC100LVEP111FAR2 ONSEMI-MC100LVEP111FAR2 Datasheet
131Kb / 8P
   Low-Voltage 1:10 Differential LVECL/LVPECL/LVEPECL/HSTL Clock Driver
December, 2008 ??Rev. 17
MC100LVEP111FAR2 ONSEMI-MC100LVEP111FAR2 Datasheet
155Kb / 10P
   2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver
November, 2006 ??Rev. 13
More results

Description similaire - MC100LVEP111_15

FabricantNo de pièceFiches techniqueDescription
logo
ON Semiconductor
MC100LVEP111 ONSEMI-MC100LVEP111_06 Datasheet
155Kb / 10P
   2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver
November, 2006 ??Rev. 13
MC100LVEP14 ONSEMI-MC100LVEP14_06 Datasheet
137Kb / 9P
   2.5V / 3.3V 1:5 Differential ECL/PECL/HSTL Clock Driver
November, 2006 ??Rev. 11
NB100LVEP221 ONSEMI-NB100LVEP221_06 Datasheet
165Kb / 11P
   2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver
November, 2006 ??Rev. 7
NB100LVEP221 ONSEMI-NB100LVEP221 Datasheet
94Kb / 10P
   2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver
January, 2003 - Rev. 4
MC100LVEP14 ONSEMI-MC100LVEP14_14 Datasheet
96Kb / 7P
   2.5V / 3.3V 1:5 Differential ECL/PECL/HSTL Clock Driver
April, 2014 ??Rev. 14
MC100LVEP210 ONSEMI-MC100LVEP210_06 Datasheet
159Kb / 9P
   2.5V / 3.3V 1:5 Dual Differential ECL/PECL/HSTL Clock Driver
June, 2006 ??Rev. 12
MC100LVEP210 ONSEMI-MC100LVEP210_14 Datasheet
109Kb / 9P
   2.5V / 3.3V 1:5 Dual Differential ECL/PECL/HSTL Clock Driver
May, 2014 ??Rev. 15
MC100EP14 ONSEMI-MC100EP14 Datasheet
66Kb / 8P
   3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
June, 2004 ??Rev. 3
MC100EP14 ONSEMI-MC100EP14_14 Datasheet
91Kb / 8P
   3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
April, 2014 ??Rev. 7
MC100EP14 ONSEMI-MC100EP14_06 Datasheet
132Kb / 9P
   3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
November, 2006 ??Rev. 5
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com