Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

SN74SSTV16859DGGG4 Fiches technique(PDF) 5 Page - Texas Instruments

No de pièce SN74SSTV16859DGGG4
Description  3-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI1 - Texas Instruments

SN74SSTV16859DGGG4 Fiches technique(HTML) 5 Page - Texas Instruments

  SN74SSTV16859DGGG4 Datasheet HTML 1Page - Texas Instruments SN74SSTV16859DGGG4 Datasheet HTML 2Page - Texas Instruments SN74SSTV16859DGGG4 Datasheet HTML 3Page - Texas Instruments SN74SSTV16859DGGG4 Datasheet HTML 4Page - Texas Instruments SN74SSTV16859DGGG4 Datasheet HTML 5Page - Texas Instruments SN74SSTV16859DGGG4 Datasheet HTML 6Page - Texas Instruments SN74SSTV16859DGGG4 Datasheet HTML 7Page - Texas Instruments SN74SSTV16859DGGG4 Datasheet HTML 8Page - Texas Instruments SN74SSTV16859DGGG4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 15 page
background image
SN74SSTV16859
13BIT TO 26BIT REGISTERED BUFFER
WITH SSTL_2 INPUTS AND OUTPUTS
SCES297D − FEBRUARY 2000 − REVISED AUGUST 2004
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range (unless otherwise
noted) (see Figure 1)
VCC = 2.5 V
± 0.2 V†
UNIT
MIN
MAX
UNIT
fclock
Clock frequency
200
MHz
tw
Pulse duration, CLK, CLK high or low
2.5
ns
tact
Differential inputs active time (see Note 6)
22
ns
tinact
Differential inputs inactive time (see Note 7)
22
ns
tsu
Setup time, fast slew rate (see Notes 8 and 10)
Data before CLK
↑, CLK↓
0.75
ns
tsu
Setup time, slow slew rate (see Notes 9 and 10)
Data before CLK
↑, CLK↓
0.9
ns
th
Hold time, fast slew rate (see Notes 8 and 10)
Data after CLK
↑, CLK↓
0.75
ns
th
Hold time, slow slew rate (see Notes 9 and 10)
Data after CLK
↑, CLK↓
0.9
ns
† For this test condition, VDDQ always is equal to VCC.
NOTES:
6. VREF must be held at a valid input level, and data inputs must be held low for a minimum time of tact max, after RESET is taken high.
7. VREF, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of tinact max, after RESET is taken
low.
8. For data signal input slew rate
≥ 1 V/ns
9. For data signal input slew rate
≥ 0.5 V/ns and < 1 V/ns
10. CLK, CLK signals input slew rates are
≥ 1 V/ns.
switching characteristics over recommended operating free-air temperature range (unless
otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
VCC = 2.5 V
± 0.2 V†
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
MAX
UNIT
fmax
200
MHz
tpd
CLK and CLK
Q
1.1
2.8
ns
tPHL
RESET
Q
5
ns
† For this test condition, VDDQ always is equal to VCC.


Numéro de pièce similaire - SN74SSTV16859DGGG4

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SN74SSTV16859DGGR TI-SN74SSTV16859DGGR Datasheet
166Kb / 10P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16859DGGR TI1-SN74SSTV16859DGGR Datasheet
878Kb / 15P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
More results

Description similaire - SN74SSTV16859DGGG4

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SN74SSTVF16859 TI1-SN74SSTVF16859_17 Datasheet
897Kb / 16P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTVF16859 TI1-SN74SSTVF16859_16 Datasheet
683Kb / 16P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16859 TI-SN74SSTV16859 Datasheet
166Kb / 10P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTVF16859 TI-SN74SSTVF16859 Datasheet
191Kb / 11P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16859 TI1-SN74SSTV16859_17 Datasheet
878Kb / 15P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16857 TI-SN74SSTV16857 Datasheet
156Kb / 9P
[Old version datasheet]   14-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV32877 TI1-SN74SSTV32877 Datasheet
392Kb / 12P
[Old version datasheet]   26-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS
SN74SSTVF16857 TI-SN74SSTVF16857 Datasheet
170Kb / 10P
[Old version datasheet]   14 BIT REGISTERED BUFFER WITH SSTL 2 INPUT AND OUTPUTS
SN74SSTU32864C TI-SN74SSTU32864C Datasheet
304Kb / 18P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL 18 INPUTS AND OUTPUTS
SN74SSTVF16857 TI1-SN74SSTVF16857_09 Datasheet
347Kb / 12P
[Old version datasheet]   14 BIT REGISTERED BUFFER WITH SSTL 2 INPUT AND OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com