Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD7912ARM Fiches technique(PDF) 7 Page - Analog Devices

No de pièce AD7912ARM
Description  2-Channel, 2.35 V to 5.25 V, 1 MSPS, 10-/12-Bit ADCs
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD7912ARM Fiches technique(HTML) 7 Page - Analog Devices

Back Button AD7912ARM Datasheet HTML 3Page - Analog Devices AD7912ARM Datasheet HTML 4Page - Analog Devices AD7912ARM Datasheet HTML 5Page - Analog Devices AD7912ARM Datasheet HTML 6Page - Analog Devices AD7912ARM Datasheet HTML 7Page - Analog Devices AD7912ARM Datasheet HTML 8Page - Analog Devices AD7912ARM Datasheet HTML 9Page - Analog Devices AD7912ARM Datasheet HTML 10Page - Analog Devices AD7912ARM Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 32 page
background image
AD7912/AD7922
Rev. 0 | Page 7 of 32
TIMING SPECIFICATIONS
Guaranteed by characterization.
All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
VDD = 2.35 V to 5.25 V; TA = TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Limit at TMIN,
TMAX
Unit
Description
fSCLK1
10
kHz min2
18
MHz max
tCONVERT
16 × tSCLK
AD7922
14 × tSCLK
AD7912
tQUIET
30
ns min
Minimum quiet time required between bus relinquish and start of next conversion
t1
15
ns min
Minimum CS pulse width
t2
10
ns min
CS to SCLK setup time
t33
30
ns max
Delay from CS until DOUT three-state is disabled
t43
45
ns max
DOUT access time after SCLK falling edge
t5
0.4 tSCLK
ns min
SCLK low pulse width
t6
0.4 tSCLK
ns min
SCLK high pulse width
t74
10
ns min
SCLK to DOUT valid hold time
t8
5
ns min
DIN setup time prior to SCLK falling edge
t9
6
ns min
DIN hold time after SCLK falling edge
t105
30
ns max
SCLK falling edge to DOUT three-state
10
ns min
SCLK falling edge to DOUT three-state
tPOWER-UP6
1
µs max
Power-up time from full power-down
1 Mark/space ratio for SCLK input is 40/60 to 60/40.
2 Minimum fSCLK at which specifications are guaranteed.
3 Measured with the load circuit in Figure 2 and defined as the time required for the output to cross VIH or VIL voltage.
4 Measured with a 50 pF load capacitor.
5 T10 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit in Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t10, quoted in the timing characteristics is the true bus relinquish
time of the part and is independent of the bus loading.
6 See the Power-Up Time section.
TIMING DIAGRAMS
200
µAI
OL
200
µAI
OH
1.6V
TO OUTPUT
PIN
CL
50pF
Figure 2. Load Circuit for Digital Output Timing Specifications
SCLK
VIH
VIL
DOUT
t4
Figure 3. Access Time after SCLK Falling Edge
SCLK
VIH
VIL
DOUT
t7
Figure 4. Hold Time after SCLK Falling Edge
SCLK
1.6V
DOUT
t10
Figure 5. SCLK Falling Edge to DOUT Three-State


Numéro de pièce similaire - AD7912ARM

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7912 AD-AD7912_15 Datasheet
392Kb / 32P
   2-Channel, 2.35 V to 5.25 V, 1 MSPS, 10-/12-Bit ADCs
REV. 0
More results

Description similaire - AD7912ARM

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7922 AD-AD7922_15 Datasheet
392Kb / 32P
   2-Channel, 2.35 V to 5.25 V, 1 MSPS, 10-/12-Bit ADCs
REV. 0
AD7912 AD-AD7912_15 Datasheet
392Kb / 32P
   2-Channel, 2.35 V to 5.25 V, 1 MSPS, 10-/12-Bit ADCs
REV. 0
AD7911 AD-AD7911 Datasheet
312Kb / 28P
   2-Channel, 2.35 V to 5.25 V 250 kSPS, 10-/12-Bit ADCs
REV. 0
AD7921ARMZ AD-AD7921ARMZ Datasheet
353Kb / 28P
   2-Channel, 2.35 V to 5.25 V 250 kSPS, 10-/12-Bit ADCs
REV. A
AD7911 AD-AD7911_11 Datasheet
353Kb / 28P
   2-Channel, 2.35 V to 5.25 V 250 kSPS, 10-/12-Bit ADCs
REV. A
AD7476A AD-AD7476A_15 Datasheet
689Kb / 29P
   2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
Rev. F
AD7478A AD-AD7478A_15 Datasheet
689Kb / 29P
   2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
Rev. F
AD7476A AD-AD7476A Datasheet
580Kb / 24P
   2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
REV. C
AD7477A AD-AD7477A_15 Datasheet
689Kb / 29P
   2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
Rev. F
AD7476ABRMZ AD-AD7476ABRMZ Datasheet
438Kb / 28P
   2.35 V to 5.25 V, 1 MSPS 12-/10-/8-Bit ADCs in 6-Lead SC70
Rev. F
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com