Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CDC5801ADBQR Fiches technique(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
No de pièce CDC5801ADBQR
Description  Low Jitter Clock Multiplier
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI1 - Texas Instruments

CDC5801ADBQR Fiches technique(HTML) 1 Page - Texas Instruments

  CDC5801ADBQR Datasheet HTML 1Page - Texas Instruments CDC5801ADBQR Datasheet HTML 2Page - Texas Instruments CDC5801ADBQR Datasheet HTML 3Page - Texas Instruments CDC5801ADBQR Datasheet HTML 4Page - Texas Instruments CDC5801ADBQR Datasheet HTML 5Page - Texas Instruments CDC5801ADBQR Datasheet HTML 6Page - Texas Instruments CDC5801ADBQR Datasheet HTML 7Page - Texas Instruments CDC5801ADBQR Datasheet HTML 8Page - Texas Instruments CDC5801ADBQR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 18 page
background image
CDC5801A
LOW JITTER CLOCK MULTIPLIER AND DIVIDER WITH
PROGRAMMABLE DELAY AND PHASE ALIGNMENT
SCAS813A − AUGUST 2005 − REVISED DECEMBER 2005
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D Low Jitter Clock Multiplier by x4, x6, x8.
Input Frequency Range (19 MHz to
125 MHz). Supports Output Frequency
From 150 MHz to 500 MHz
D Fail-Safe Power Up Initialization
D Low Jitter Clock Divider by /2, /3, /4. Input
Frequency Range (50 MHz to 125 MHz).
Supports Ranges of Output Frequency
From 12.5 MHz to 62.5 MHz
D 2.6 mUI Programmable Bidirectional Delay
Steps
D Typical 8-ps Phase Jitter (12 kHz to 20 MHz)
at 500 MHz
D Typical 2.1-ps RMS Period Jitter (Entire
Frequency Band) at 500 MHz
D One Single-Ended Input and One
Differential Output Pair
D Output Can Drive LVPECL, LVDS, and
LVTTL
D Three Power Operating Modes to Minimize
Power
D Low Power Consumption (Typical 200 mW
at 500 MHz)
D Packaged in a Shrink Small-Outline
Package (DBQ)
D No External Components Required for PLL
D Spread Spectrum Clock Tracking Ability to
Reduce EMI
D Applications: Video Graphics, Gaming
Products, Datacom, Telecom
D Accepts LVCMOS, LVTTL Inputs for
REFCLK Terminal
D Accepts Other Single-Ended Signal Levels
at REFCLK Terminal by Programming
Proper VDDREF Voltage Level (For
Example, HSTL 1.5 if VDDREF = 1.6 V)
D Supports Industrial Temperature Range of
−40°C to 85°C
description
The CDC5801A device provides clock multiplication and division from a single-ended reference clock
(REFCLK) to a differential output pair (CLKOUT/CLKOUTB). The multiply and divide terminals (MULT/DIV0:1)
provide selection for frequency multiplication and division ratios, generating CLKOUT/CLOUTKB frequencies
ranging from 12.5 MHz to 500 MHz with a clock input reference (REFCLK) ranging from 19 MHz to 125 MHz.
See Table 1 and Table 2 for detail frequency support.
The implemented phase aligner provides the possibility to phase align (zero delay) between
CLKOUT/CLKOUTB and REFCLK or any other CLK in the system by feeding the clocks that need to be aligned
to the DLYCTRL and the LEADLAG terminals.
The phase aligner also allows the user to delay or advance the CLKOUT/CLKOUTB with steps of 2.6 mUI (unit
interval). For every rising edge on the DLYCTRL terminal, the output clocks are delayed by 2.6-mUI step size
as long as there is low on the LEADLAG terminal. Similarly, for every rising edge on the DLYCTRL terminal, the
output clocks are advanced by 2.6-mUI step size as long as there is high on the LEADLAG terminal. The
CDC5801A has a fail-safe power up initialization state-machine which supports proper operation under all
power up conditions. As the phase between REFCLK and CLKOUT/CLKOUTB is random after power up, the
application may implement a self calibration routine at power up to produce a certain phase start position, before
programming a fixed delay with the clock on the DLYCTRL terminal.
Copyright
 2005, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
VDDREF
REFCLK
VDDP
GNDP
GND
LEADLAG
DLYCTRL
GNDPA
VDDPA
VDDPD
STOPB
PWRDNB
P0
P1
VDDO
GNDO
CLKOUT
NC
CLKOUTB
GNDO
VDDO
MULT0/DIV0
MULT1/DIV1
P2
DBQ PACKAGE
(TOP VIEW)
NC − No internal connection


Numéro de pièce similaire - CDC5801ADBQR

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
CDC5801ADBQR TI-CDC5801ADBQR Datasheet
626Kb / 18P
[Old version datasheet]   LOW JITTER CLOCK MULTIPLIER AND DIVIDER WITH PROGRAMMABLE DELAY
More results

Description similaire - CDC5801ADBQR

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
LMK04906 TI1-LMK04906_15 Datasheet
1Mb / 113P
[Old version datasheet]   Ultra Low Noise Clock Jitter Cleaner/Multiplier
logo
Integrated Circuit Syst...
ICS2059-02 ICST-ICS2059-02 Datasheet
210Kb / 11P
   Clock Multiplier and Jitter Attenuator
logo
Silicon Laboratories
SI5366 SILABS-SI5366 Datasheet
763Kb / 20P
   PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR
logo
Renesas Technology Corp
ICS2059-02 RENESAS-ICS2059-02 Datasheet
454Kb / 13P
   CLOCK MULTIPLIER AND JITTER ATTENUAT
logo
Skyworks Solutions Inc.
SI5366 SKYWORKS-SI5366 Datasheet
613Kb / 31P
   PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR
Rev. 1.0
logo
Texas Instruments
CDC5801ADBQ TI-CDC5801ADBQ Datasheet
626Kb / 18P
[Old version datasheet]   LOW JITTER CLOCK MULTIPLIER AND DIVIDER WITH PROGRAMMABLE DELAY
logo
Silicon Laboratories
SI5368 SILABS-SI5368 Datasheet
713Kb / 18P
   ANY-RATE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR
SI5319 SILABS-SI5319 Datasheet
257Kb / 16P
   ANY-RATE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR
SI5369 SILABS-SI5369 Datasheet
518Kb / 84P
   ANY-FREQUENCY PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR
logo
Skyworks Solutions Inc.
SI5368 SKYWORKS-SI5368 Datasheet
824Kb / 92P
   ANY-FREQUENCY PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR
Rev. 1.0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com