Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CDC925 Fiches technique(PDF) 4 Page - Texas Instruments

No de pièce CDC925
Description  133MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI1 - Texas Instruments

CDC925 Fiches technique(HTML) 4 Page - Texas Instruments

  CDC925_08 Datasheet HTML 1Page - Texas Instruments CDC925_08 Datasheet HTML 2Page - Texas Instruments CDC925_08 Datasheet HTML 3Page - Texas Instruments CDC925_08 Datasheet HTML 4Page - Texas Instruments CDC925_08 Datasheet HTML 5Page - Texas Instruments CDC925_08 Datasheet HTML 6Page - Texas Instruments CDC925_08 Datasheet HTML 7Page - Texas Instruments CDC925_08 Datasheet HTML 8Page - Texas Instruments CDC925_08 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 19 page
background image
CDC925
133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS
WITH 3-STATE OUTPUTS
SCAS633 – JULY 28, 1999
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
spread spectrum clock (SSC) implementation for CDC925
Simultaneously switching at fixed frequency generates a significant power peak at the selected frequency,
which in turn will cause EMI disturbance to the environment. The purpose of the internal frequency modulation
of the CPU–PLL allows to distribute the energy to many different frequencies which reduces the power peak.
A typical characteristic for a single frequency spectrum and a frequency modulated spectrum is shown in
Figure 1.
Highest Peak
Non-SSC
SSC
δ of fnom
fnom
Figure 1. Frequency Power Spectrum With and Without the Use of SSC
The modulated spectrum has its distribution left hand to the single frequency spectrum which indicates a
“down-spread modulation”.
The peak reduction depends on the modulation scheme and modulation profile. System performance and timing
requirements are the limiting factors for actual design implementations. The implementation was driven to keep
the average clock frequency closed to its upper specification limit. The modulation amount was set to
approximately –0.34% (compared to – 0.5% on the CDC924).
In order to allow a downstream PLL to follow the frequency modulated signal, the bandwidth of the modulation
signal is limited in order to minimize SSC induced tracking skew jitter. The ideal modulation profile used for
CDC925 is shown in Figure 2.
5
1015
20
25
3035
40
45
Period of Modulation Signal –
µs
9.97
9.98
9.99
10
10.01
10.02
10.03
Figure 2. SSC Modulation Profile


Numéro de pièce similaire - CDC925_08

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
CDC925DL TI-CDC925DL Datasheet
253Kb / 18P
[Old version datasheet]   133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
More results

Description similaire - CDC925_08

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
CDC924 TI1-CDC924_08 Datasheet
462Kb / 21P
[Old version datasheet]   133Mhz Clock Synthesizer/Driver
logo
Fairchild Semiconductor
RC7106 FAIRCHILD-RC7106 Datasheet
815Kb / 16P
   133MHz Spread Spectrum Clock for Motherboards
logo
Texas Instruments
CDC922 TI1-CDC922_06 Datasheet
254Kb / 18P
[Old version datasheet]   133MHz CLOCK SYNTHESIZER/DRIVER
CDC950 TI-CDC950 Datasheet
262Kb / 16P
[Old version datasheet]   133-MHz DIFFERENTIAL CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS/SERVERS
CDC924 TI-CDC924 Datasheet
250Kb / 18P
[Old version datasheet]   133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
CDC921 TI-CDC921 Datasheet
235Kb / 17P
[Old version datasheet]   133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
CDC922 TI-CDC922 Datasheet
239Kb / 17P
[Old version datasheet]   133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
CDC925 TI-CDC925 Datasheet
253Kb / 18P
[Old version datasheet]   133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
CDC930 TI-CDC930 Datasheet
363Kb / 17P
[Old version datasheet]   133-MHz DIFFERENTIAL CLOCK SYNTHESIZER / DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
logo
Integrated Device Techn...
ICS843S104I-133 IDT-ICS843S104I-133 Datasheet
1Mb / 24P
   Crystal-to-LVPECL 133MHz Clock Synthesizer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com