Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

SN74GTLPH1645GQLR Fiches technique(PDF) 7 Page - Texas Instruments

No de pièce SN74GTLPH1645GQLR
Description  16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI1 - Texas Instruments

SN74GTLPH1645GQLR Fiches technique(HTML) 7 Page - Texas Instruments

Back Button SN74GTLPH1645GQLR Datasheet HTML 3Page - Texas Instruments SN74GTLPH1645GQLR Datasheet HTML 4Page - Texas Instruments SN74GTLPH1645GQLR Datasheet HTML 5Page - Texas Instruments SN74GTLPH1645GQLR Datasheet HTML 6Page - Texas Instruments SN74GTLPH1645GQLR Datasheet HTML 7Page - Texas Instruments SN74GTLPH1645GQLR Datasheet HTML 8Page - Texas Instruments SN74GTLPH1645GQLR Datasheet HTML 9Page - Texas Instruments SN74GTLPH1645GQLR Datasheet HTML 10Page - Texas Instruments SN74GTLPH1645GQLR Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 22 page
background image
www.ti.com
Recommended Operating Conditions
(1) (2) (3) (4)
SN74GTLPH1645
16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SCES290D – OCTOBER 1999 – REVISED JUNE 2005
MIN
NOM
MAX
UNIT
VCC,
Supply voltage
3.15
3.3
3.45
V
BIAS VCC
GTL
1.14
1.2
1.26
VTT
Termination voltage
V
GTLP
1.35
1.5
1.65
GTL
0.74
0.8
0.87
VREF
Reference voltage
V
GTLP
0.87
1
1.1
B port
VTT
VI
Input voltage
V
Except B port
VCC
5.5
B port
VREF + 0.05
VIH
High-level input voltage
ERC
VCC – 0.6
VCC
5.5
V
Except B port and ERC
2
B port
VREF – 0.05
VIL
Low-level input voltage
ERC
GND
0.6
V
Except B port and ERC
0.8
IIK
Input clamp current
–18
mA
IOH
High-level output current
A port
–24
mA
A port
24
IOL
Low-level output current
mA
B port
100
∆t/∆v
Input transition rise or fall rate
Outputs enabled
10
ns/V
∆t/∆V
CC
Power-up ramp rate
20
µs/V
TA
Operating free-air temperature
–40
85
°C
(1)
All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
(2)
Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS VCC = 3.3 V first, I/O second, and VCC = 3.3 V
last, because the BIAS VCC precharge circuitry is disabled when any VCC pin is connected. The control and VREF inputs can be
connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is
acceptable but, generally, GND is connected first.
(3)
VTT and RTT can be adjusted to accommodate backplane impedances if the dc recommended IOL ratings are not exceeded.
(4)
VREF can be adjusted to optimize noise margins, but normally is two-thirds VTT. TI-OPC circuitry is enabled in the A-to-B direction and is
activated when VTT > 0.7 V above VREF. If operated in the A-to-B direction, VREF should be set to within 0.6 V of VTT to minimize current
drain.
7


Numéro de pièce similaire - SN74GTLPH1645GQLR

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SN74GTLPH1645GQLR TI-SN74GTLPH1645GQLR Datasheet
259Kb / 17P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
More results

Description similaire - SN74GTLPH1645GQLR

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
SN74GTLPH1645 TI-SN74GTLPH1645 Datasheet
259Kb / 17P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SN74GTLPH1655 TI-SN74GTLPH1655 Datasheet
173Kb / 16P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER
SN74GTLPH3245 TI1-SN74GTLPH3245 Datasheet
435Kb / 19P
[Old version datasheet]   32-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SN74GTLPH1612 TI-SN74GTLPH1612 Datasheet
157Kb / 15P
[Old version datasheet]   18-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER
SN74GTLPH16945 TI-SN74GTLPH16945 Datasheet
214Kb / 13P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
SN74GTLP1395PWRG4 TI1-SN74GTLP1395PWRG4 Datasheet
917Kb / 24P
[Old version datasheet]   TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS
logo
Fairchild Semiconductor
GTLP16T1655 FAIRCHILD-GTLP16T1655 Datasheet
107Kb / 14P
   16-Bit LVTTL/GTLP Universal Bus Transceiver
logo
Texas Instruments
SN74GTLPH1616 TI1-SN74GTLPH1616 Datasheet
351Kb / 18P
[Old version datasheet]   17-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS
SN74GTLPH32945 TI-SN74GTLPH32945_07 Datasheet
422Kb / 17P
[Old version datasheet]   32-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
SN74GTLPH306 TI1-SN74GTLPH306_15 Datasheet
589Kb / 17P
[Old version datasheet]   8-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com