Moteur de recherche de fiches techniques de composants électroniques |
|
ADC08L060 Fiches technique(PDF) 5 Page - Texas Instruments |
|
|
ADC08L060 Fiches technique(HTML) 5 Page - Texas Instruments |
5 / 28 page ADC08L060 www.ti.com SNAS167G – MAY 2002 – REVISED MARCH 2013 Converter Electrical Characteristics The following specifications apply for VA = VDR = +3.0VDC, VRT = +1.9V, VRB = 0.3V, CL = 10 pF, fCLK = 60 MHz at 50% duty cycle. Boldface limits apply for TJ = TMIN to TMAX: all other limits TJ = 25°C (1) (2) (3) Typical Limits Units Symbol Parameter Conditions (4) (4) (Limits) DC ACCURACY +0.5 +1.9 LSB (max) INL Integral Non-Linearity −0.2 −1.35 LSB (min) DNL Differential Non-Linearity ±0.25 ±0.90 LSB (max) Missing Codes 0 (max) FSE Full Scale Error 3.0 ±13 mV (max) VOFF Zero Scale Offset Error 19 27 mV (max) ANALOG INPUT AND REFERENCE CHARACTERISTICS VRB V (min) VIN Input Voltage 1.6 VRT V (max) (CLK LOW) 3 pF CIN VIN Input Capacitance VIN = 0.75V +0.5 Vrms (CLK HIGH) 4 pF RIN RIN Input Resistance >1 M Ω BW Full Power Bandwidth 270 MHz VA V (max) VRT Top Reference Voltage 1.9 0.5 V (min) VRT − 0.5 V (max) VRB Bottom Reference Voltage 0.3 0 V (min) 2.3 V (max) VRT - VRB Reference Delta 1.6 1.0 V (min) 590 Ω (min) RREF Reference Ladder Resistance VRT to VRB 720 1070 Ω (max) 1.5 mA (min) Iref Reference Ladder Current VRT to VRB 2.2 2.7 mA (max) (1) The Electrical characteristics tables list ensured specifications under the listed Recommended Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations for room temperature only and are not ensured. (2) The analog inputs are protected as shown below. Input voltage magnitudes up to VA + 300 mV or to 300 mV below GND will not damage this device. However, errors in the A/D conversion can occur if the input goes above VDR or below GND by more than 100 mV. For example, if VA is 2.7VDC the full-scale input voltage must be ≤2.8VDC to ensure accurate conversions. (3) To ensure accuracy, it is required that VA and VDR be well bypassed. Each supply pin must be decoupled with separate bypass capacitors. (4) Typical figures are at TJ = 25°C, and represent most likely parametric norms at specific conditions at the time of product characterization and are not ensured. Test limits are specifid to TI's AOQL (Average Outgoing Quality Level). Copyright © 2002–2013, Texas Instruments Incorporated Submit Documentation Feedback 5 Product Folder Links: ADC08L060 |
Numéro de pièce similaire - ADC08L060 |
|
Description similaire - ADC08L060 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |