ADC10D020CIVSX datasheet(4/39 Pages) TI1

No de pièce	ADC10D020CIVSX

Description	ADC10D020 Dual 10-Bit, 20 MSPS, 150 mW A/D Converter

Download	39 Pages

Scroll/Zoom	100%

Fabricant	TI1 [Texas Instruments]

Site Internet	http://www.ti.com

Logo

4 / 39 page

ADC10D020

SNAS143D – SEPTEMBER 2001 – REVISED MARCH 2013

www.ti.com

PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS (continued)

Pin No.

Symbol

Equivalent Circuit

Description

Digital clock input for both converters. The analog inputs are

33

CLK

sampled on the falling edge of this clock input.

Output Bus Select. With this pin at a logic high, both the “I” and the

“Q” data are present on their respective 10-bit output buses (Parallel

2

OS

mode of operation). When this pin is at a logic low, the “I” and “Q”

data are multiplexed onto the “I” output bus and the “Q” output lines

all remain at a logic low (multiplexed mode).

Offset Correct pin. A low-to-high transition on this pin initiates an

independent offset correction sequence for each converter, which

takes 34 clock cycles to complete. During this time 32 conversions

31

OC

are taken and averaged. The result is subtracted from subsequent

conversions. Each input pair should have 0V differential value during

this entire 34 clock period.

Output Format pin. When this pin is LOW the output format is Offset

Binary. When this pin is HIGH the output format is 2's complement.

32

OF

This pin may be changed asynchronously, but this will result in

errors for one or two conversions.

Standby pin. The device operates normally with a logic low on this

and the PD (Power Down) pin. With this pin at a logic high and the

34

STBY

PD pin at a logic low, the device is in the standby mode where it

consumes just 27 mW of power. It takes just 800 ns to come out of

this mode after the STBY pin is brought low.

Power Down pin that, when high, puts the converter into the Power

Down mode where it consumes less than 1 mW of power. It takes

35

PD

less than 1 ms to recover from this mode after the PD pin is brought

low. If both the STBY and PD pins are high simultaneously, the PD

pin dominates.

This pin sets the internal signal gain at the inputs to the ADCs. With

this pin low the full scale differential input peak-to-peak signal is

36

GAIN

equal to VREF. With this pin high the full scale differential input peak-

to-peak signal is equal to 2 x VREF..

3V TTL/CMOS-compatible Digital Output pins that provide the

conversion results of the I and Q inputs. I0 and Q0 are the LSBs, I9

and Q9 are the MSBs. Valid data is present just after the rising edge

8 thru 27

I0–I9 and Q0–Q9

of the CLK input in the Parallel mode. In the multiplexed mode, I-

channel data is valid on I0 through I9 when the I/Q output is high

and the Q-channel data is valid on I0 through I9 when the I/Q output

is low.

Output data valid signal. In the multiplexed mode, this pin transitions

from low to high when the data bus transitions from Q-data to I-data,

28

I/Q

and from high to low when the data bus transitions from I-data to Q-

data. In the Parallel mode, this pin transitions from low to high as the

output data changes.

Positive analog supply pin. This pin should be connected to a quiet

voltage source of +2.7V to +3.6V. VA and VD should have a common

40, 41

VA

supply and be separately bypassed with 10 µF to 50 µF capacitors in

parallel with 0.1 µF capacitors.

Digital supply pin. This pin should be connected to a quiet voltage

source of +2.7V to +3.6V. VA and VD should have a common supply

4

VD

and be separately bypassed with 10 µF to 50 µF capacitors in

parallel with 0.1 µF capacitors.

Digital output driver supply pins. These pins should be connected to

6, 30

VDR

a voltage source of +1.5V to VD and be bypassed with 10 µF to 50

µF capacitors in parallel with 0.1 µF capacitors.

3, 39, 42,

The ground return for the analog supply. AGND and DGND should

AGND

46

be connected together close to the ADC10D020 package.

The ground return for the digital supply. AGND and DGND should be

5

DGND

connected together close to the ADC10D020 package.

7, 29

DR GND

The ground return of the digital output drivers.

4

Submit Documentation Feedback

Product Folder Links: ADC10D020

Numéro de pièce similaire - ADC10D020CIVSX

Fabricant	No de pièce	Fiches technique	Description
Texas Instruments	ADC10D020CIVSX	1Mb / 40P	[Old version datasheet] ADC10D020 Dual 10-Bit, 20 MSPS, 150 mW A/D Converter

More results

Description similaire - ADC10D020CIVSX

Fabricant	No de pièce	Fiches technique	Description
Texas Instruments	ADC10D020	1Mb / 40P	[Old version datasheet] ADC10D020 Dual 10-Bit, 20 MSPS, 150 mW A/D Converter
National Semiconductor ...	ADC10D020	767Kb / 32P	Dual 10-Bit, 20 MSPS, 150 mW A/D Converter
Texas Instruments	ADC14L020	803Kb / 33P	[Old version datasheet] 14-Bit, 20 MSPS, 150 mW A/D Converter
National Semiconductor ...	ADC14L020	915Kb / 23P	14-Bit, 20 MSPS, 150 mW A/D Converter
Fairchild Semiconductor	SPT7852	67Kb / 11P	DUAL 10-BIT, 20 MSPS, 160 mW A/D CONVERTER
Cadeka Microcircuits LL...	SPT7852	175Kb / 11P	DUAL 10-BIT, 20 MSPS, 160 mW A/D CONVERTER
List of Unclassifed Man...	SPT7851	69Kb / 8P	10-BIT, 20 MSPS, 79 mW A/D CONVERTER
Cadeka Microcircuits LL...	SPT7850	190Kb / 13P	10-BIT, 20 MSPS, 140 mW A/D CONVERTER
Fairchild Semiconductor	SPT7850	97Kb / 13P	10-BIT, 20 MSPS, 140 mW A/D CONVERTER
Analog Devices	AD876JST	338Kb / 16P	10-Bit 20 MSPS 160 mW CMOS A/D Converter REV. B

More results

ADC10D020CIVSX Fiches technique(PDF) 4 Page - Texas Instruments

ADC10D020CIVSX Fiches technique(HTML) 4 Page - Texas Instruments

Numéro de pièce similaire - ADC10D020CIVSX

Description similaire - ADC10D020CIVSX

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

Fiches technique Télécharger

Lien URL