Moteur de recherche de fiches techniques de composants électroniques |
|
AD6643BCPZRL7-200 Fiches technique(PDF) 4 Page - Analog Devices |
|
AD6643BCPZRL7-200 Fiches technique(HTML) 4 Page - Analog Devices |
4 / 40 page AD6643 Data Sheet Rev. C | Page 4 of 40 SPECIFICATIONS ADC DC SPECIFICATIONS AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.75 V p-p full-scale input range, default SPI, unless otherwise noted. Table 1. AD6643-200 AD6643-250 Parameter Temperature Min Typ Max Min Typ Max Unit RESOLUTION Full 11 11 Bits ACCURACY No Missing Codes Full Guaranteed Guaranteed Offset Error Full ±10 ±10 mV Gain Error Full +2/−6 −5/+3 % FSR Differential Nonlinearity (DNL)1 Full ±0.1 ±0.25 ±0.1 ±0.4 LSB Integral Nonlinearity (INL)1 Full ±0.2 ±0.25 ±0.2 ±0.4 LSB MATCHING CHARACTERISTIC Offset Error 25°C ±13 ±13 mV Gain Error 25°C −2/+3.5 −2.5/+3.5 % FSR TEMPERATURE DRIFT Offset Error Full ±15 ±15 ppm/°C Gain Error Full ±87 ±87 ppm/°C INPUT REFERRED NOISE VREF = 1.75 V 25°C 0.614 0.614 LSB rms ANALOG INPUT Input Span Full 1.75 1.75 V p-p Input Capacitance2 Full 2.5 2.5 pF Input Resistance3 Full 20 20 kΩ Input Common-Mode Voltage Full 0.9 0.9 V POWER SUPPLIES Supply Voltage AVDD Full 1.7 1.8 1.9 1.7 1.8 1.9 V DRVDD Full 1.7 1.8 1.9 1.7 1.8 1.9 V Supply Current IAVDD1 Full 238 260 256 275 mA IDRVDD1 (NSR Disabled) Full 154 215 180 215 mA IDRVDD1 (NSR Enabled—22% Mode) Full 172 206 mA IDRVDD1 (NSR Enabled—33% Mode) Full 186 218 mA POWER CONSUMPTION Sine Wave Input1 (DRVDD = 1.8 V, NSR Disabled) Full 706 855 785 873 mW Sine Wave Input1 (DRVDD = 1.8 V, NSR Enabled—22% Mode) Full 738 832 mW Sine Wave Input1 (DRVDD = 1.8 V, NSR Enabled—33% Mode) Full 765 853 mW Standby Power4 Full 90 90 mW Power-Down Power Full 10 10 mW 1 Measured using a 10 MHz, 0 dBFS sine wave, and 100 Ω termination on each LVDS output pair. 2 Input capacitance refers to the effective capacitance between one differential input pin and its complement. 3 Input resistance refers to the effective resistance between one differential input pin and its complement. 4 Standby power is measured using a dc input and the CLK± pins inactive (set to AVDD or AGND). |
Numéro de pièce similaire - AD6643BCPZRL7-200 |
|
Description similaire - AD6643BCPZRL7-200 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |