Moteur de recherche de fiches techniques de composants électroniques |
|
SLE66C82PC Fiches technique(PDF) 7 Page - Infineon Technologies AG |
|
SLE66C82PC Fiches technique(HTML) 7 Page - Infineon Technologies AG |
7 / 7 page SLE 66C82P Short Product Information 7 / 8 11.02 General Description SLE 66C82P is another member of Infineon Technologies high-end security controller family in advanced 0.22 µm CMOS technology. The CPU provides the high efficiency of the SAB 8051- instruction set extended by additional powerful instructions together with enhanced performance, memory sizes and security features. The internal clock frequency can be adjusted up to 15 MHz independent of the clock rate of the terminal with the help of the PLL. The controller IC offers 62 Kbytes of User-ROM, 256 bytes internal RAM, 2 Kbytes XRAM and 8 Kbytes Superslim-EEPROM. The Memory Management and Protection Unit allows a secure separation of the operating system and the applications. Furthermore the MMU makes a secure downloading of applications possible after the personalization of a card. These new features suit the requirements of the next generation of multi application operating systems. For code compatibility to the SLE 66CxxS family, a transparent mode for the MMU is established which allows to keep the memory mapping of the SLE 66CxxS products. DES-EC2 Accelerator EEPROM 8 Kbyte XRAM 2 Kbyte ROM 64 Kbyte 16-Bit CPU with MMU & ECO 2000 Instruction Set Voltage Clock Reset Sleep Mode Logic Sensors/Filters Voltage Regulator Address-/Data Bus two 16-bit Timer Interrupt CRC Random Number Generator UART PLL Figure 2: Block Diagram SLE 66C82P The CRC module allows the easy generation of checksums according to ISO/IEC 3309 (16-Bit- CRC). To minimize the overall power consumption, the chip card controller IC offers a sleep mode. The UART supports the half-duplex transmission protocols T=0 and T=1 according to ISO/IEC 7816-3. All relevant transmission parameters can be adjusted by software, as e.g. the clock division factor, direct/inverse convention and the number of stop bits. Additionally, the I/O port can be driven by communication routines realized in software. The random number generator (RNG) is able to supply the CPU with true random numbers on all conditions. The DDES-EC2 accelerator consists of two modules. The DES module supports symmetrical crypto algorithms according to the Data Encryption Standard in the Electronic Code Book Mode. The EC2 module accelerates the multiplication in GF(2 n) and therefore the operations for elliptic curve cryptography. As an important feature, the chip provides a new and enhanced level of on-chip security. In conclusion, the SLE 66C82P fulfills the requirements of today's chip card applications, as GSM and payment. |
Numéro de pièce similaire - SLE66C82PC |
|
Description similaire - SLE66C82PC |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |