Moteur de recherche de fiches techniques de composants électroniques |
|
MAX1419 Fiches technique(PDF) 3 Page - Maxim Integrated Products |
|
MAX1419 Fiches technique(HTML) 3 Page - Maxim Integrated Products |
3 / 18 page 15-Bit, 65Msps ADC with -79.3dBFS Noise Floor for Baseband Applications _______________________________________________________________________________________ 3 ELECTRICAL CHARACTERISTICS (continued) (AVCC = 5V, DVCC = DRVCC = 2.5V, GND = 0, INP and INN driven differentially with -1dBFS, CLKP and CLKN driven differentially with a 2VP-P sinusoidal input signal, CL = 5pF at digital outputs, fCLK = 65MHz, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C, unless otherwise noted. ≥+25°C guaranteed by production test, <+25°C guaranteed by design and char- acterization.) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS fIN = 5MHz at -1dBFS 76.3 fIN = 15MHz at -1dBFS 73 75.9 Signal-to-Noise and Distortion (Note 1) fIN = 25MHz at -1dBFS 74.3 dB fIN = 5MHz at -1dBFS 96.5 fIN = 15MHz at -1dBFS 84 93.5 Spurious-Free Dynamic Range (HD2 and HD3) (Note 1) SFDR1 fIN = 25MHz at -1dBFS 80.5 dBc fIN = 5MHz at -1dBFS 94.5 fIN = 15MHz at -1dBFS 85.5 94.5 Spurious-Free Dynamic Range (HD4 and Higher) (Note 1) SFDR2 fIN = 25MHz at -1dBFS 93.2 dBc Two-Tone Intermodulation Distortion TTIMD fIN1 = 10MHz at -7dBFS; fIN2 = 15MHz at -7dBFS -91 dBc Two-Tone Spurious-Free Dynamic Range SFDRTT fIN1 = 10MHz at -10dBFS < fIN1 < -100dBFS; fIN2 = 15MHz at -10dBFS < fIN2 < -100dBFS -105 dBFS DIGITAL OUTPUTS (D0–D14, DAV, DOR) Digital Output Voltage Low VOL 0.5 V Digital Output Voltage High VOH DVCC - 0.5 V TIMING CHARACTERISTICS (DVCC = DRVCC = 2.5V) Figure 4 CLKP/CLKN Duty Cycle Duty cycle 50 ±5 % Effective Aperture Delay tAD 230 ps Output Data Delay tDAT (Note 3) 3 4.5 7.5 ns Data Valid Delay tDAV (Note 3) 5.3 6.5 8.7 ns Pipeline Latency tLATENCY 3 Clock cycles CLKP Rising Edge to DATA Not Valid tDNV (Note 3) 2.6 3.8 5.7 ns CLKP Rising Edge to DATA Valid (Guaranteed) tDGV (Note 3) 3.4 5.2 8.6 ns DATA Setup Time (Before DAV Rising Edge) tSETUP (Note 3) tCLKP - 0.5 tCLKP + 1.3 tCLKP + 2.4 ns DATA Hold Time (After DAV Rising Edge) tHOLD (Note 3) tCLKN - 3.6 tCLKN - 2.8 tCLKN - 2.0 ns |
Numéro de pièce similaire - MAX1419 |
|
Description similaire - MAX1419 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |