Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ADF4106BRUZ-R7 Fiches technique(PDF) 11 Page - Analog Devices

No de pièce ADF4106BRUZ-R7
Description  PLL Frequency Synthesizer
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

ADF4106BRUZ-R7 Fiches technique(HTML) 11 Page - Analog Devices

Back Button ADF4106BRUZ-R7 Datasheet HTML 7Page - Analog Devices ADF4106BRUZ-R7 Datasheet HTML 8Page - Analog Devices ADF4106BRUZ-R7 Datasheet HTML 9Page - Analog Devices ADF4106BRUZ-R7 Datasheet HTML 10Page - Analog Devices ADF4106BRUZ-R7 Datasheet HTML 11Page - Analog Devices ADF4106BRUZ-R7 Datasheet HTML 12Page - Analog Devices ADF4106BRUZ-R7 Datasheet HTML 13Page - Analog Devices ADF4106BRUZ-R7 Datasheet HTML 14Page - Analog Devices ADF4106BRUZ-R7 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 24 page
background image
Data Sheet
ADF4106
Rev. E | Page 11 of 24
PHASE FREQUENCY DETECTOR (PFD) AND
CHARGE PUMP
The PFD takes inputs from the R counter and N counter
(N = BP + A) and produces an output proportional to the
phase and frequency difference between them. Figure 20 is a
simplified schematic. The PFD includes a programmable delay
element that controls the width of the antibacklash pulse. This
pulse ensures that there is no dead zone in the PFD transfer
function and minimizes phase noise and reference spurs. Two
bits in the reference counter latch, ABP2 and ABP1, control the
width of the pulse. See Table 7.
HI
HI
D1
D2
Q1
Q2
CLR2
CP
U1
U2
UP
DOWN
ABP2
ABP1
CPGND
U3
R DIVIDER
PROGRAMMABLE
DELAY
N DIVIDER
VP
CHARGE
PUMP
CLR1
Figure 20. PFD Simplified Schematic
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF4106 allows the user
to access various internal points on the chip. The state of
MUXOUT is controlled by M3, M2, and M1 in the function
latch. Table 9 shows the full truth table. Figure 21 shows the
MUXOUT section in block diagram form.
Lock Detect
MUXOUT can be programmed for two types of lock detect:
digital lock detect and analog lock detect.
Digital lock detect is active high. When LDP in the R counter
latch is set to 0, digital lock detect is set high when the phase
error on three consecutive phase detector cycles is less than
15 ns. With LDP set to 1, five consecutive cycles of less than
15 ns are required to set the lock detect. It stays set high until a
phase error of greater than 25 ns is detected on any subsequent
PD cycle.
The N-channel, open-drain, analog lock detect should be
operated with an external pull-up resistor of 10 kΩ nominal.
When lock is detected, this output is high with narrow, low-
going pulses.
DGND
DVDD
CONTROL
MUX
ANALOG LOCK DETECT
DIGITAL LOCK DETECT
R COUNTER OUTPUT
N COUNTER OUTPUT
SDOUT
MUXOUT
Figure 21. MUXOUT Circuit
INPUT SHIFT REGISTER
The ADF4106 digital section includes a 24-bit input shift
register, a 14-bit R counter, and a 19-bit N counter, comprising a
6-bit A counter and a 13-bit B counter. Data is clocked into the
24-bit shift register on each rising edge of CLK. The data is
clocked in MSB first. Data is transferred from the shift register
to one of four latches on the rising edge of LE. The destination
latch is determined by the state of the two control bits (C2, C1)
in the shift register. These are the two LSBs, DB1 and DB0, as
shown in the timing diagram of Figure 2. The truth table for
these bits is shown in Table 5. Table 6 shows a summary of how
the latches are programmed.
Table 5. C1, C2 Truth Table
Control Bits
C2
C1
Data Latch
0
0
R Counter
0
1
N Counter (A and B)
1
0
Function Latch (Including Prescaler)
1
1
Initialization Latch


Numéro de pièce similaire - ADF4106BRUZ-R7

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
ADF4106BRUZ-R7 AD-ADF4106BRUZ-R7 Datasheet
361Kb / 24P
   PLL Frequency Synthesizer
Rev. E
More results

Description similaire - ADF4106BRUZ-R7

FabricantNo de pièceFiches techniqueDescription
logo
Toshiba Semiconductor
TB31206FN TOSHIBA-TB31206FN Datasheet
602Kb / 15P
   PLL FREQUENCY SYNTHESIZER
logo
Analog Devices
ADF4107 AD-ADF4107_15 Datasheet
470Kb / 20P
   PLL Frequency Synthesizer
REV. D
ADF4108 AD-ADF4108 Datasheet
445Kb / 20P
   PLL Frequency Synthesizer
REV. 0
ADF4107BCPZ AD-ADF4107BCPZ Datasheet
470Kb / 20P
   PLL Frequency Synthesizer
Rev. D
EVAL-ADF4108EBZ1 AD-EVAL-ADF4108EBZ1 Datasheet
404Kb / 20P
   PLL Frequency Synthesizer
REV. B
logo
Sanyo Semicon Device
LC72131K SANYO-LC72131K Datasheet
206Kb / 22P
   PLL Frequency Synthesizer
logo
Analog Devices
ADF4108S AD-ADF4108S Datasheet
791Kb / 21P
   PLL Frequency Synthesizer
REV. A
logo
Infineon Technologies A...
PMB2304R INFINEON-PMB2304R Datasheet
1Mb / 33P
   PLL-FREQUENCY SYNTHESIZER
Version 2.1 June 2002
logo
LANSDALE Semiconductor ...
ML145106 LANSDALE-ML145106_08 Datasheet
151Kb / 8P
   PLL Frequency Synthesizer
logo
Analog Devices
ADF4106 AD-ADF4106 Datasheet
228Kb / 20P
   PLL Frequency Synthesizer
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com