AD9513_15 datasheet(4/28 Pages) AD

No de pièce	AD9513

Description	800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs

Download	28 Pages

Scroll/Zoom	100%

Fabricant	AD [Analog Devices]

Site Internet	http://www.analog.com

Logo

4 / 28 page

AD9513

Rev. 0 | Page 4 of 28

TIMING CHARACTERISTICS

CLK input slew rate = 1 V/ns or greater.

Table 3.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

LVDS

Termination = 100 Ω differential

Output Rise Time, tRL

200

350

ps

20% to 80%, measured differentially

Output Fall Time, tFL

210

350

ps

80% to 20%, measured differentially

PROPAGATION DELAY, tLVDS, CLK-TO-LVDS OUT

Delay off on OUT2

OUT0, OUT1, OUT2

Divide = 1

1.03

1.29

1.62

ns

Divide = 2 − 32

1.09

1.35

1.68

ns

Variation with Temperature

0.9

ps/°C

OUT2

Divide = 1

1.07

1.35

1.69

ns

Divide = 2 − 32

1.13

1.41

1.75

ns

Variation with Temperature

0.9

ps/°C

OUTPUT SKEW, LVDS OUTPUTS

Delay off on OUT2

OUT0 to OUT1 on Same Part, tSKV 1

−135

−20

+125

ps

OUT0 to OUT2 on Same Part, tSKV1

−205

−65

+90

ps

All LVDS OUTs Across Multiple Parts, tSKV_AB 2

375

ps

Same LVDS OUTs Across Multiple Parts, tSKV_AB2

300

ps

CMOS

B outputs are inverted; termination = open

Output Rise Time, tRC

650

865

ps

20% to 80%; CLOAD = 3 pF

Output Fall Time, tFC

650

990

ps

80% to 20%; CLOAD = 3 pF

PROPAGATION DELAY, tCMOS, CLK-TO-CMOS OUT

Delay off on OUT2

OUT0, OUT1

Divide = 1

1.14

1.46

1.89

ns

Divide = 2 − 32

1.19

1.51

1.94

ns

Variation with Temperature

1

ps/°C

OUT2

Divide = 1

1.20

1.53

1.97

ns

Divide = 2 − 32

1.24

1.57

2.01

ns

Variation with Temperature

1

ps/°C

OUTPUT SKEW, CMOS OUTPUTS

Delay off on OUT2

All CMOS OUTs on Same Part, tSKC1

−230

+135

ps

All CMOS OUTs Across Multiple Parts, tSKC_AB2

415

ps

Same CMOS OUTs Across Multiple Parts, tSKC_AB2

330

ps

LVDS-TO-CMOS OUT

Everything the same; different logic type

Output Skew, tSKV_C

510

ps

LVDS to CMOS on same part

DELAY ADJUST (OUT2; LVDS AND CMOS)

S0 = 1/3

Zero-Scale Delay Time3

0.35

ns

Zero-Scale Variation with Temperature

0.20

ps/°C

Full-Scale Time Delay3

1.8

ns

Full-Scale Variation with Temperature

−0.38

ps/°C

S0 = 2/3

Zero-Scale Delay Time3

0.48

ns

Zero-Scale Variation with Temperature

0.31

ps/°C

Full-Scale Time Delay3

6.0

ns

Full-Scale Variation with Temperature

−1.3

ps/°C

Numéro de pièce similaire - AD9513_15

Fabricant	No de pièce	Fiches technique	Description
Analog Devices	AD9513	481Kb / 28P	800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outp

More results

Description similaire - AD9513_15

Fabricant	No de pièce	Fiches technique	Description
Analog Devices	AD9513	609Kb / 28P	800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs REV. 0
	AD9513	481Kb / 28P	800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outp
	AD9514	633Kb / 28P	1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs REV. 0
	AD9514	634Kb / 28P	1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs REV. 0
	AD9512	125Kb / 2P	800 MHz Clock Distribution IC,1.5 GHz Inputs, Dividers, Delay Adjust, Five Outputs Rev. PrA
	AD9515	656Kb / 28P	1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs REV. 0
	AD9515	407Kb / 28P	1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs Rev. B
	AD9515	469Kb / 28P	1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs REV. A
	AD9510	1Mb / 56P	1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
	AD9510	886Kb / 56P	1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs REV. B

More results

AD9513 Fiches technique(PDF) 4 Page - Analog Devices

AD9513 Fiches technique(HTML) 4 Page - Analog Devices

Numéro de pièce similaire - AD9513_15

Description similaire - AD9513_15

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Fiches technique Télécharger

Lien URL