 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
AD6636 Fiches technique(PDF) 7 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
AD6636 Fiches technique(HTML) 7 Page - Analog Devices |
|
|
7 / 80 page  AD6636 Rev. A | Page 7 of 80 GENERAL TIMING CHARACTERISTICS1, 2 Table 3. Parameter Temp Test Level Min Typ Max Unit CLK TIMING REQUIREMENTS tCLK CLKx Period (x = A, B, C, D) Full I 6.66 ns tCLKL CLKx Width Low (x = A, B, C, D) Full IV 1.71 0.5 × tCLK ns tCLKH CLKx Width High (x = A, B, C, D) Full IV 1.70 0.5 × tCLK ns tCLKSKEW CLKA to CLKx Skew (x = B, C, D) Full IV tCLK − 1.3 ns INPUT WIDEBAND DATA TIMING REQUIREMENTS Full IV tSI INx [15:0] to ↑CLKx Setup Time (x = A, B, C, D) Full IV 0.75 ns tHI INx [15:0] to ↑CLKx Hold Time (x = A, B, C, D) Full IV 1.13 ns tSEXP EXPx [2:0] to ↑CLKx Setup Time (x = A, B, C, D) Full IV 3.37 ns tHEXP EXPx [2:0] to ↑CLKx Hold Time (x = A, B, C, D) Full IV 1.11 ns tDEXP ↑CLKx to EXPx[2:0] Delay (x = A, B, C, D) Full IV 5.98 10.74 ns PARALLEL OUTPUT PORT TIMING REQUIREMENTS (MASTER) tDPREQ ↑PCLK to ↑Px REQ Delay (x = A, B, C) Full IV 1.77 3.86 ns tDPP ↑PCLK to Px [15:0] Delay (x = A, B, C) Full IV 2.07 5.29 ns tDPIQ ↑PCLK to Px IQ Delay (x = A, B, C) Full IV 0.48 5.49 ns tDPCH ↑PCLK to Px CH[2:0] Delay (x = A, B, C) Full IV 0.38 5.35 ns tDPGAIN ↑PCLK to Px Gain Delay (x = A, B, C) Full IV 0.23 4.95 ns tSPA Px ACK to ↑PCLK Setup Time (x = A, B, C) Full IV 4.59 ns tHPA Px ACK to ↑PCLK Hold Time (x = A, B, C) Full IV 0.90 ns PARALLEL OUTPUT PORT TIMING REQUIREMENTS (SLAVE) tPCLK PCLK Period Full IV 5.0 ns tPCLKL PCLK Low Period Full IV 1.7 0.5 × tPCLK ns tPCLKH PCLK High Period Full IV 0.7 0.5 × tPCLK ns tDPREQ ↑PCLK to ↑Px REQ Delay (x = A, B, C) Full IV 4.72 8.87 ns tDPP ↑PCLK to Px [15:0] Delay (x = A, B, C) Full IV 4.8 8.48 ns tDPIQ ↑PCLK to Px IQ Delay (x = A, B, C) Full IV 4.83 10.94 ns tDPCH ↑PCLK to Px CH[2:0] Delay (x = A, B, C) Full IV 4.88 10.09 ns tDPGAIN ↑PCLK to Px Gain Delay (x = A, B, C) Full IV 5.08 11.49 ns tSPA Px ACK to ↓PCLK Setup Time (x = A, B, C) Full IV 6.09 ns tHPA Px ACK to ↓PCLK Hold Time (x = A, B, C) Full IV 1.0 ns MISC PINS TIMING REQUIREMENTS tRESET RESET Width Low Full IV 30 ns tDIRP CPUCLK/SCLK to IRP Delay Full V 7.5 ns tSSYNC SYNC(0, 1, 2, 3) to ↑CLKA Setup Time Full IV 0.87 ns tHSYNC SYNC(0, 1, 2, 3) to ↑CLKA Hold Time Full IV 0.67 ns 1 All timing specifications are valid over the VDDCORE range of 1.7 V to 1.9 V and the VDDIO range of 3.0 V to 3.6 V. 2 CLOAD = 40 pF on all outputs, unless otherwise noted. |
Numéro de pièce similaire - AD6636_15 |
|
Description similaire - AD6636_15 |
|
|
Lien URL |
| Politique de confidentialité |
| ALLDATASHEET.FR |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
