Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

TLC1541IDWRG4 Fiches technique(PDF) 9 Page - Texas Instruments

No de pièce TLC1541IDWRG4
Description  10-BIT ANALOG-TO-DIGITAL CONVERTER WITH SERIAL CONTROL AND 11 INPUTS
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI1 - Texas Instruments

TLC1541IDWRG4 Fiches technique(HTML) 9 Page - Texas Instruments

Back Button TLC1541IDWRG4 Datasheet HTML 5Page - Texas Instruments TLC1541IDWRG4 Datasheet HTML 6Page - Texas Instruments TLC1541IDWRG4 Datasheet HTML 7Page - Texas Instruments TLC1541IDWRG4 Datasheet HTML 8Page - Texas Instruments TLC1541IDWRG4 Datasheet HTML 9Page - Texas Instruments TLC1541IDWRG4 Datasheet HTML 10Page - Texas Instruments TLC1541IDWRG4 Datasheet HTML 11Page - Texas Instruments TLC1541IDWRG4 Datasheet HTML 12Page - Texas Instruments TLC1541IDWRG4 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
TLC1541
10-BIT ANALOG-TO-DIGITAL CONVERTER
WITH SERIAL CONTROL AND 11 INPUTS
SLAS073C – DECEMBER 1995 – REVISED AUGUST 1996
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
The TLC1541 is a complete data acquisition system on a single chip. The device includes such functions as sample
and hold, 10-bit A/D converter, data and control registers, and control logic. For flexibility and access speed, there
are four control inputs: chip select (CS), address input, I/O clock, and system clock. These control inputs and a
TTL-compatible, 3-state output are intended for serial communications with a microprocessor or microcomputer. The
TLC1541 can complete conversions in a maximum of 21
µs, while complete input-conversion output cycles can be
repeated at a maximum of 31
µs.
The system and I/O clocks are normally used independently and do not require any special speed or phase
relationships between them. This independence simplifies the hardware and software control tasks for the device.
Once a clock signal within the specification range is applied to the SYSTEM CLOCK input, the control hardware and
software need only be concerned with addressing the desired analog channel, reading the previous conversion result,
and starting the conversion by using I/O CLOCK. SYSTEM CLOCK drives the conversion-crunching circuitry so that
the control hardware and software need not be concerned with this task.
When CS is high, DATA OUT is in a 3-state condition and ADDRESS INPUT and I/O CLOCK are disabled. This feature
allows each of these terminals, with the exception of the CS terminal, to share a control logic point with its counterpart
terminals on additional A/D devices when using additional TLC1541 devices. In this way, the above feature serves
to minimize the required control logic terminals when using multiple A/D devices.
The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain
the conversion result. A normal control sequence is:
1.
CS is brought low. To minimize errors caused by noise at the CS input, the internal circuitry waits for two
rising edges and then a falling edge of SYSTEM CLOCK after a low CS transition before recognizing the
low transition. This technique protects the device against noise when the device is used in a noisy
environment. The MSB of the previous conversion result automatically appears on DATA OUT.
2.
A new positive-logic multiplexer address shifts in on the first four rising edges of I/O CLOCK. The MSB of
the address shifts in first. The negative edges of these four I/O clock pulses shift out the second, third, fourth,
and fifth most-significant bits of the previous conversion result. The on-chip sample-and-hold begins
sampling the newly addressed analog input after the fourth falling edge. The sampling operation basically
involves the charging of internal capacitors to the level of the analog input voltage.
3.
Five clock cycles are then applied to the I/O CLOCK, and the sixth, seventh, eighth, ninth, and tenth
conversion bits shift out on the negative edges of these clock cycles.
4.
The final tenth-clock cycle is applied to the I/O CLOCK. The falling edge of this clock cycle completes the
analog sampling process and initiates the hold function. Conversion is then performed during the next 44
system clock cycles. After this final I/O clock cycle, CS must go high or the I/O CLOCK must remain low
for at least 44 system-clock cycles to allow for the conversion function.
CS can be kept low during periods of multiple conversion. When keeping CS low during periods of multiple
conversion, special care must be exercised to prevent noise glitches on I/O CLOCK. When glitches occur on I/O
CLOCK, the I/O sequence between the microprocessor/controller and the device loses synchronization. Also, when
CS goes high, it must remain high until the end of the conversion. Otherwise, a valid falling edge of CS causes a reset
condition, which aborts the conversion in progress.
A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through
4 before the 44 system-clock cycles occur. Such action yields the conversion result of the previous conversion and
not the ongoing conversion.


Numéro de pièce similaire - TLC1541IDWRG4

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
TLC1541IDW TI-TLC1541IDW Datasheet
161Kb / 11P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTER WITH SERIAL CONTROL AND 11 INPUTS
More results

Description similaire - TLC1541IDWRG4

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
TLC1541 TI-TLC1541 Datasheet
161Kb / 11P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTER WITH SERIAL CONTROL AND 11 INPUTS
TLC2543-EP TI-TLC2543-EP Datasheet
387Kb / 25P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTER WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC1542 TI1-TLC1542_13 Datasheet
1Mb / 33P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC1542C TI-TLC1542C Datasheet
424Kb / 27P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC1542I TI1-TLC1542I_14 Datasheet
1Mb / 34P
[Old version datasheet]    10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLV1543 TI-TLV1543 Datasheet
611Kb / 26P
[Old version datasheet]   3.3V 10 BIT ANALOG TO DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLV1543C TI-TLV1543C Datasheet
295Kb / 18P
[Old version datasheet]   3.3-V 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC2543-Q1 TI1-TLC2543-Q1_16 Datasheet
700Kb / 28P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC2543CDWR TI-TLC2543CDWR Datasheet
1Mb / 34P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC2543MJB TI-TLC2543MJB Datasheet
1Mb / 34P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com