Moteur de recherche de fiches techniques de composants électroniques |
|
TS3A5017PWRE4 Fiches technique(PDF) 6 Page - Texas Instruments |
|
TS3A5017PWRE4 Fiches technique(HTML) 6 Page - Texas Instruments |
6 / 33 page ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY (1) TS3A5017 SCDS188D – JANUARY 2005 – REVISED DECEMBER 2008 .......................................................................................................................................... www.ti.com V+ = 2.3 V to 2.7 V, TA = –40°C to 85°C (unless otherwise noted) PARAMETER SYMBOL TEST CONDITIONS TA V+ MIN TYP MAX UNIT Analog Switch Analog signal VD, VS 0 V+ V range 25°C 20.5 22 ON-state 0 ≤ VS ≤ V+, Switch ON, ron 2.3 V Ω resistance ID = –24 mA, See Figure 13 Full 24 ON-state 25°C 1 2 VS = 1.6 V, Switch ON, resistance match Δron 2.3 V Ω ID = –24 mA, See Figure 13 Full 3 between channels 25°C 16 18 ON-state 0 ≤ VS ≤ V+, Switch ON, ron(flat) 2.3 V Ω resistance flatness ID = –24 mA, See Figure 13 Full 20 VS = 0.5 V, VD = 2.2 V, 25°C –0.1 0.05 0.1 IS(OFF) or 2.7 V S Full –0.2 0.2 Switch OFF, VS = 2.2 V, VD = 0.5 V, OFF leakage µA See Figure 14 current 25°C –1 0.5 1 VS = 0 to 2.7 V, ISPWR(OFF) 0 V VD = 2.7 V to 0, Full –5 5 VS = 0.5 V, VD = 2.2 V, 25°C –0.1 0.05 0.1 ID(OFF) or 2.7 V D Full –0.2 0.2 Switch OFF, VS = 2.2 V, VD = 0.5V, OFF leakage µA See Figure 14 current 25°C –1 0.5 1 VD = 0 to 2.7 V, IDPWR(OFF) 0 V VS = 2.7 V to 0, Full –5 5 S VS = 0.5 V, VD = Open, 25°C –0.1 0.05 0.1 Switch ON, ON leakage IS(ON) or 2.7 V µA See Figure 15 Full –0.2 0.2 current VS = 2.2 V, VD = Open, D VD = 0.5 V, VS = Open, 25°C –0.1 0.05 0.1 Switch ON, ON leakage ID(ON) or 2.7 V µA See Figure 15 Full –0.2 0.2 current VD = 2.2 V, VS = Open, Digital Control Inputs (IN1, IN2, EN)(2) Input logic high VIH Full 1.7 V+ V Input logic low VIL Full 0 0.7 V 25°C –1 0.05 1 Input leakage IIH, IIL VI = V+ or 0 2.7 V µA current Full –1 1 (1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum (2) All unused digital inputs of the device must be held at V+ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. 6 Submit Documentation Feedback Copyright © 2005–2008, Texas Instruments Incorporated Product Folder Link(s): TS3A5017 |
Numéro de pièce similaire - TS3A5017PWRE4 |
|
Description similaire - TS3A5017PWRE4 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |