Moteur de recherche de fiches techniques de composants électroniques |
|
CAT28F010TRI-90T Fiches technique(PDF) 11 Page - Catalyst Semiconductor |
|
CAT28F010TRI-90T Fiches technique(HTML) 11 Page - Catalyst Semiconductor |
11 / 14 page CAT28F010 11 Doc. No. 25005-0A 2/98 F-1 28F010 F08 ADDRESSES CE (E) OE (G) WE (W) DATA (I/O) VCC VPP tWC tWC tRC tAS tAH tCS tCH tCS tCH tCH tEHQZ tDF tGHWL tWPH tWHWH1 tWHGL tWP tDS HIGH-Z DATA IN = 40H DATA IN DATA IN = C0H VALID DATA OUT tDH tWP tDH tDS tDS tWP tDH tOLZ tOE tOH tLZ tCE tVPEL VPPH VPPL 0V 5.0V VCC POWER-UP & STANDBY SETUP PROGRAM COMMAND LATCH ADDRESS & DATA PROGRAMMING PROGRAM VERIFY COMMAND PROGRAM VERIFICATION VCC POWER-DOWN/ STANDBY Figure 6. A.C. Timing for Programming Operation Erase Mode During the first Write cycle, the command 20H is written into the command register. In order to commence the erase operation, the identical command of 20H has to be written again into the register. This two-step process ensures against accidental erasure of the memory con- tents. The final erase cycle will be stopped at the rising edge of WE, at which time the Erase Verify command (A0H) is sent to the command register. During this cycle, the address to be verified is sent to the address bus and latched when WE goes low. An integrated stop timer allows for automatic timing control over this operation, eliminating the need for a maximum erase timing speci- fication. Refer to AC Characteristics (Program/Erase) for specific timing parameters. Erase-Verify Mode The Erase-verify operation is performed on every byte after each erase pulse to verify that the bits have been erased. Programming Mode The programming operation is initiated using the pro- gramming algorithm of Figure 7. During the first write cycle, the command 40H is written into the command register. During the second write cycle, the address of the memory location to be programmed is latched on the falling edge of WE, while the data is latched on the rising edge of WE. The program operation terminates with the next rising edge of WE. An integrated stop timer allows for automatic timing control over this operation, eliminat- ing the need for a maximum program timing specifica- tion. Refer to AC Characteristics (Program/Erase) for specific timing parameters. |
Numéro de pièce similaire - CAT28F010TRI-90T |
|
Description similaire - CAT28F010TRI-90T |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |