Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

74AUP1G02GF Fiches technique(PDF) 10 Page - NXP Semiconductors

No de pièce 74AUP1G02GF
Description  Low-power 2-input NOR gate
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  NXP [NXP Semiconductors]
Site Internet  http://www.nxp.com
Logo NXP - NXP Semiconductors

74AUP1G02GF Fiches technique(HTML) 10 Page - NXP Semiconductors

Back Button 74AUP1G02GF Datasheet HTML 6Page - NXP Semiconductors 74AUP1G02GF Datasheet HTML 7Page - NXP Semiconductors 74AUP1G02GF Datasheet HTML 8Page - NXP Semiconductors 74AUP1G02GF Datasheet HTML 9Page - NXP Semiconductors 74AUP1G02GF Datasheet HTML 10Page - NXP Semiconductors 74AUP1G02GF Datasheet HTML 11Page - NXP Semiconductors 74AUP1G02GF Datasheet HTML 12Page - NXP Semiconductors 74AUP1G02GF Datasheet HTML 13Page - NXP Semiconductors 74AUP1G02GF Datasheet HTML 14Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 21 page
background image
74AUP1G02
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 6 — 27 June 2012
10 of 21
NXP Semiconductors
74AUP1G02
Low-power 2-input NOR gate
[1]
tpd is the same as tPLH and tPHL.
12. Waveforms
CL = 15 pF
tpd
propagation delay
A, B to Y; see Figure 8
[1]
VCC = 1.1 V to 1.3 V
3.1
16.4
3.1
18.1
ns
VCC = 1.4 V to 1.6 V
2.0
10.4
2.0
11.5
ns
VCC = 1.65 V to 1.95 V
1.7
8.3
1.7
9.2
ns
VCC = 2.3 V to 2.7 V
1.5
6.3
1.5
7.0
ns
VCC = 3.0 V to 3.6 V
1.4
5.7
1.4
6.3
ns
CL = 30 pF
tpd
propagation delay
A, B to Y; see Figure 8
[1]
VCC = 1.1 V to 1.3 V
4.1
22.4
4.1
24.7
ns
VCC = 1.4 V to 1.6 V
2.9
13.9
2.9
15.3
ns
VCC = 1.65 V to 1.95 V
2.3
11.1
2.3
12.3
ns
VCC = 2.3 V to 2.7 V
2.1
8.5
2.1
9.4
ns
VCC = 3.0 V to 3.6 V
2.1
7.7
2.1
8.5
ns
Table 9.
Dynamic characteristics …continued
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9
Symbol
Parameter
Conditions
−40 °C to +85 °C
−40 °C to +125 °C
Unit
Min
Max
Min
Max
Measurement points are given in Table 10.
Logic levels: VOL and VOH are typical output voltage drop that occur with the output load.
Fig 8.
The data input (A or B) to output (Y) propagation delays
mna612
tPHL
tPLH
VM
VM
A, B input
Y output
GND
VI
VOH
VOL
Table 10.
Measurement points
Supply voltage
Output
Input
VCC
VM
VM
VI
tr = tf
0.8 V to 3.6 V
0.5
× VCC
0.5
× VCC
VCC
≤ 3.0 ns


Numéro de pièce similaire - 74AUP1G02GF

FabricantNo de pièceFiches techniqueDescription
logo
Nexperia B.V. All right...
74AUP1G02GM NEXPERIA-74AUP1G02GM Datasheet
274Kb / 18P
   Low-power 2-input NOR gate
Rev. 9 - 13 January 2022
74AUP1G02GN NEXPERIA-74AUP1G02GN Datasheet
274Kb / 18P
   Low-power 2-input NOR gate
Rev. 9 - 13 January 2022
74AUP1G02GS NEXPERIA-74AUP1G02GS Datasheet
274Kb / 18P
   Low-power 2-input NOR gate
Rev. 9 - 13 January 2022
74AUP1G02GW NEXPERIA-74AUP1G02GW Datasheet
274Kb / 18P
   Low-power 2-input NOR gate
Rev. 9 - 13 January 2022
74AUP1G02GW-Q100 NEXPERIA-74AUP1G02GW-Q100 Datasheet
691Kb / 15P
   Low-power 2-input NOR gate
More results

Description similaire - 74AUP1G02GF

FabricantNo de pièceFiches techniqueDescription
logo
Nexperia B.V. All right...
74AUP1G02-Q100 NEXPERIA-74AUP1G02-Q100 Datasheet
691Kb / 15P
   Low-power 2-input NOR gate
74AXP1G02 NEXPERIA-74AXP1G02 Datasheet
797Kb / 17P
   Low-power 2-input NOR gate
74AUP1G02 NEXPERIA-74AUP1G02 Datasheet
274Kb / 18P
   Low-power 2-input NOR gate
Rev. 9 - 13 January 2022
74AUP2G02 NEXPERIA-74AUP2G02 Datasheet
269Kb / 17P
   Low-power dual 2-input NOR gate
Rev. 9 - 27 July 2021
logo
NXP Semiconductors
74AUP2G02 NXP-74AUP2G02 Datasheet
100Kb / 17P
   Low-power dual 2-input NOR gate
Rev. 03-11 December 2008
logo
Texas Instruments
SN74AUP1G02 TI-SN74AUP1G02_08 Datasheet
492Kb / 16P
[Old version datasheet]   LOW-POWER SINGLE 2-INPUT POSITIVE-NOR GATE
logo
Fairchild Semiconductor
100201 FAIRCHILD-100201 Datasheet
40Kb / 4P
   Low Power 2-Input OR/NOR Gate/Inverter
logo
Texas Instruments
100302 TI1-100302 Datasheet
135Kb / 7P
[Old version datasheet]   Low Power Quint 2-Input OR/NOR Gate
logo
Fairchild Semiconductor
100302 FAIRCHILD-100302 Datasheet
78Kb / 8P
   Low Power Quint 2-Input OR/NOR Gate
logo
Texas Instruments
SN74AUP1G02_101 TI-SN74AUP1G02_101 Datasheet
903Kb / 21P
[Old version datasheet]   LOW-POWER SINGLE 2-INPUT POSITIVE-NOR GATE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com