Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD8321ARZ-REEL2 Fiches technique(PDF) 4 Page - Analog Devices

No de pièce AD8321ARZ-REEL2
Description  Gain Programmable CATV Line DRiver
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD8321ARZ-REEL2 Fiches technique(HTML) 4 Page - Analog Devices

  AD8321ARZ-REEL2 Datasheet HTML 1Page - Analog Devices AD8321ARZ-REEL2 Datasheet HTML 2Page - Analog Devices AD8321ARZ-REEL2 Datasheet HTML 3Page - Analog Devices AD8321ARZ-REEL2 Datasheet HTML 4Page - Analog Devices AD8321ARZ-REEL2 Datasheet HTML 5Page - Analog Devices AD8321ARZ-REEL2 Datasheet HTML 6Page - Analog Devices AD8321ARZ-REEL2 Datasheet HTML 7Page - Analog Devices AD8321ARZ-REEL2 Datasheet HTML 8Page - Analog Devices AD8321ARZ-REEL2 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 20 page
background image
AD8321
ABSOLUTE MAXIMUM RATINGS
*
PIN CONFIGURATION
Supply Voltage +VS
Pins 7, 8, 9, 17, 20 . . . . . . . . . . . . . . . . . . . . . . . . . . . +11 V
Input Voltages
SDATA
Pins 18, 19 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±0.5 V
CLK
Pins 1, 2, 3, 6 . . . . . . . . . . . . . . . . . . . . . . . –0.8 V to +5.5 V
DATEN
Internal Power Dissipation
GND
Small Outline (R) . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.90 W
BYP1
Operating Temperature Range . . . . . . . . . . . –40
∞C to +85∞C
PD
Storage Temperature Range . . . . . . . . . . . . –65
∞C to +150∞C
VCC
Lead Temperature, Soldering 60 seconds . . . . . . . . . . +300
∞C
VCC
*Stresses above those listed under Absolute Maximum Ratings may cause perma-
VCC
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those indicated in the operational
VOUT
section of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
ORDERING GUIDE
TOP VIEW
(Not to Scale)
20
19
18
17
16
15
14
13
12
11
1
2
3
4
5
6
7
8
9
10
AD8321
GND
GND
VIN–
VCC
BYP2
GND
GND
VCC
GND
VIN+
Model
Temperature Range
Package Description
JA
Package Option
AD8321AR
AD8321AR-REEL
AD8321ARZ
2
AD8321ARZ-REEL
2
AD8321-EVAL
–40
∞C to +85∞C
–40
∞C to +85∞C
–40
∞C to +85∞C
–40
∞C to +85∞C
20-Lead SOIC
20-Lead SOIC
20-Lead SOIC
20-Lead SOIC
Evaluation Board
58
∞C/W1
58
∞C/W1
58
∞C/W1
58
∞C/W1
R-20
R-20
R-20
R-20
1Thermal Resistance measured on SEMI standard 4-layer board.
2Z = Pb-free part.
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD8321 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
PIN FUNCTION DESCRIPTIONS
Pin
Function
Description
1
SDATA
Serial Data Input. This digital input allows for an 8-bit serial (gain) word to be loaded into the internal
register with the MSB (most significant bit) first.
2
CLK
Clock Input. The clock port controls the serial attenuator data transfer rate to the 8-bit master-slave
register. A Logic 0-to-1 transition latches the data bit and a 1-to-0 transfers the data bit to the slave.
This requires the input serial data word to be valid at or before this clock transition.
3
DATEN
Data Enable Low Input. This port controls the 8-bit parallel data latch and shift register. A Logic 0-to­
1 transition transfers the latched data to the attenuator core (updates the gain) and simultaneously
inhibits serial data transfer into the register. A 1-to-0 transition inhibits the data latch (holds the previ­
ous gain state) and simultaneously enables the register for serial data load.
4, 11, 12,
13, 15, 16
GND
Common External Ground Reference.
5
BYP1
VCC/2 Reference Pin. A dc output reference level that is equal to 1/2 of the supply voltage (VCC). This
port should be externally ac-decoupled (0.1
mF capacitor). For external use of this reference voltage,
buffering is required.
6
PD
Power-Down Low Logic Input. A Logic 0 powers down (shuts off) the power amplifier disabling the
output signal and enabling the reverse amplifier. A Logic 1 enables the output power amplifier and
disables the reverse amplifier.
7, 8, 9, 17, 20
VCC
Common Positive External Supply Voltage.
10
VOUT
Output Signal Port. DC-biased to approximately VCC/2.
14
BYP2
Internal Bypass. This pin must be externally ac-decoupled (0.1
mF capacitor).
18
VIN+
Noninverting Input. DC-biased to approximately VCC/2. For single-ended inverting operation, use
0.1
mF decoupling capacitor between VIN+ and ground.
19
VIN–
Inverting Input. DC-biased to approximately VCC/2. Should be ac-coupled with a 0.1
mF capacitor.
–4–
REV. A


Numéro de pièce similaire - AD8321ARZ-REEL2

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD8321AR AD-AD8321AR Datasheet
660Kb / 19P
   Gain Programmable CATV Line Driver
REV. 0
AD8321AR-REEL AD-AD8321AR-REEL Datasheet
660Kb / 19P
   Gain Programmable CATV Line Driver
REV. 0
More results

Description similaire - AD8321ARZ-REEL2

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD8321 AD-AD8321 Datasheet
660Kb / 19P
   Gain Programmable CATV Line Driver
REV. 0
AD8321 AD-AD8321_05 Datasheet
721Kb / 20P
   Gain Programmablea CATV Line Driver
REV. A
AD8326 AD-AD8326 Datasheet
475Kb / 24P
   High Output Power Programmable CATV Line Driver
REV. 0
AD8326 AD-AD8326_15 Datasheet
1Mb / 24P
   High Output Power Programmable CATV Line Driver
REV. 0
logo
Texas Instruments
DRV612 TI-DRV612_15 Datasheet
934Kb / 24P
[Old version datasheet]   2-Vrms DirectPath??Line Driver With Programmable-Fixed Gain
DRV612 TI-DRV612 Datasheet
660Kb / 23P
[Old version datasheet]   2-Vrms DirectPath??Line Driver With Programmable-Fixed Gain
DRV612 TI1-DRV612_16 Datasheet
888Kb / 22P
[Old version datasheet]   2-Vrms DirectPath Line Driver With Programmable-Fixed Gain
DRV601 TI-DRV601_15 Datasheet
908Kb / 19P
[Old version datasheet]   DIRECTPATH??STEREO LINE DRIVER, ADJUSTABLE GAIN
logo
TriQuint Semiconductor
TGA2803-SM TRIQUINT-TGA2803-SM_15 Datasheet
574Kb / 14P
   CATV TIA Gain Block
logo
Texas Instruments
DRV601 TI-DRV601 Datasheet
552Kb / 16P
[Old version datasheet]   DIRECTPATH??STEREO LINE DRIVER, ADJUSTABLE GAIN
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com