Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD8309-EVAL Fiches technique(PDF) 11 Page - Analog Devices

No de pièce AD8309-EVAL
Description  5 MHz??00 MHz 100 dB Demodulating Logarithmic Amplifier
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD8309-EVAL Fiches technique(HTML) 11 Page - Analog Devices

Back Button AD8309-EVAL Datasheet HTML 7Page - Analog Devices AD8309-EVAL Datasheet HTML 8Page - Analog Devices AD8309-EVAL Datasheet HTML 9Page - Analog Devices AD8309-EVAL Datasheet HTML 10Page - Analog Devices AD8309-EVAL Datasheet HTML 11Page - Analog Devices AD8309-EVAL Datasheet HTML 12Page - Analog Devices AD8309-EVAL Datasheet HTML 13Page - Analog Devices AD8309-EVAL Datasheet HTML 14Page - Analog Devices AD8309-EVAL Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
REV. B
AD8309
–11–
The total dynamic range of the AD8309, defined as the ratio
of the maximum permissible input to the noise floor, is thus
100 dB. Good accuracy is provided over a substantial part of
this range.
Input Matching
Monolithic log amps present a nominal input impedance much
higher than 50
Ω. For the AD8309, this can be modeled as 1 kΩ
shunted by 2.5 pF, at frequencies up to 300 MHz. Thus, a
simple input matching network can considerably improve the
basic sensitivity , when driving from a low-impedance source, by
increasing the voltage applied to the input. For a 50:1000
transformation, the voltage gain is 13 dB, and the whole dy-
namic range moves downward by this amount; that is, the inter-
cept is shifted to –121 dBV (–108 dBm at the primary 50
input). Note that while useful voltage gain is achieved in this
way, it does not follow that the noise-figure is minimal at the
optimum power match.
Offset Control
In a monolithic log amp, direct-coupling between the stages is
invariably utilized for practical reasons. Now, a dc offset voltage
in the early stages of the chain is indistinguishable from a “real”
signal. If as high as 400
µV, it would be 20 dB larger than the
smallest resolvable ac signal (40
µV), reducing the dynamic
range by this amount. This problem is solved by using a global
feedback path from the last stage to the first. The high-frequency
components of the signal must be removed; this achieved in the
AD8309 by an on-chip low-pass filter, providing sufficient sup-
pression of HF feedback to allow accurate operation down to at
least 5 MHz. Useful operation at lower frequencies remains
possible, although a particular device having a large dc offset will
exhibit a reduction in the low end region of the dynamic range.
PRODUCT OVERVIEW
The AD8309 is built on an advanced dielectrically-isolated
complementary bipolar process using thin-film resistor technol-
ogy for accurate scaling. It follows well-developed foundations
proven over a period of some fifteen years, with constant refine-
ment. The backbone of the AD8309 (Figure 25) comprises a
chain of six main amplifier/limiter stages, each having a gain of
12.04 dB (
×4) and small-signal –3 dB bandwidth of 850 MHz.
The input interface at INHI and INLO (Pins 4 and 5) is fully
differential. Thus it may be driven from either single-sided or
balanced inputs, the latter being required at the very top end of
the dynamic range, where the total differential drive may be as
large as 4 V in amplitude.
The first six stages, also used in developing the logarithmic
RSSI output, are followed by a versatile programmable output,
and thus programmable gain, final limiter section. Its open-
collector outputs are also fully differential, at LMHI and LMLO
(Pins 12 and 13). This output stage provides a gain of 18 dB
when using equal valued load and bias setting resistors and the
pin-to-pin output is used. The overall voltage gain is thus 100 dB.
When using RLIM = RLOAD = 200
Ω, the additional current
consumption in the limiter is approximately 2.8 mA, of which
2 mA goes to the load. The ratio depends on RLIM (for example,
when 20
Ω, the efficiency is 90%), and the voltage at the pin
LMDR is rather more than 400 mV, but the total load current is
accurately (400 mV)/RLIM.
The rise and fall times of the hard-limited (essentially square-
wave) voltage at the outputs are typically 0.4 ns, when driven by
a sine wave input having an amplitude of 100 mV or greater,
and RLOAD = 50
Ω. The change in time-delay (“phase skew”)
over the input range –83 dBV (100 mV in amplitude, or –70 dBm
in 50
Ω) to –3 dBV (1 V or +10 dBm) is ±83 ps (±3° at 100 MHz).
12dB
LIM
DET
12dB
DET
DET
4
DET
LADR ATTEN
INHI
INLO
I-V
BIAS
CTRL
TEN DETECTORS SPACED 12dB
INTERCEPT
TEMP COMP
BAND-GAP
REFERENCE
ENBL
GAIN
BIAS
LMHI
LMLO
LMDR
VLOG
FLTR
SIX STAGES TOTAL GAIN 72dB
TYP GAIN 18dB
SLOPE
BIAS
12dB
Figure 25. Main Features of the AD8309
The six main cells and their associated full-wave detectors,
having a transconductance (gm) form, handle the lower part of
the dynamic range. Biasing for these cells is provided by two
references, one of which determines their gain, the other being a
band-gap cell which determines the logarithmic slope, and stabi-
lizes it against supply and temperature variations. A special dc-
offset-sensing cell (not shown in Figure 25) is placed at the end
of this main section, and used to null any residual offset at the
input, ensuring accurate response down to the noise floor. The
first amplifier stage provides a short-circuited voltage-noise
spectral-density of 1.07 nV/
√Hz.
The last detector stage includes a modification to temperature-
stabilize the log-intercept, which is accurately positioned so as to
make optimal use of the full output voltage range. Four further
“top end” detectors are placed at 12.04 dB taps along a passive
attenuator, to handle the upper part of the range. The differen-
tial current-mode outputs of all ten detectors stages are summed
with equal weightings and converted to a single-sided voltage by
the output stage, generating the logarithmic (or RSSI) output at
VLOG (Pin 16), nominally scaled 20 mV/dB (that is, 400 mV
per decade). The junction between the lower and upper regions
is seamless, and the logarithmic law-conformance is typically
well within
±0.4 dB from –83 dBV to +7 dBV (–70 dBm to
+10 dBm).
The full-scale rise time of the RSSI output stage, which operates
as a two-pole low-pass filter with a corner frequency of 3.5 MHz, is
about 200 ns. A capacitor connected between FLTR (Pin 10)
and VLOG can be used to lower the corner frequency (see be-
low). The output has a minimum level of about 0.34 V (corre-
sponding to a noise power of –78 dBm, or 17 dB above the
nominal intercept of –95 dBm). This rather high baseline level
ensures that the pulse response remains unimpaired at very low
inputs.
The maximum RSSI output depends on the supply voltage and
the load. An output of 2.34 V, that is, 20 mV/dB
× (12 + 105) dB,
is guaranteed when using a supply voltage of 4.5 V or greater
and a load resistance of 50
Ω or higher, for a differential input
of 9 dBV (a 4 V sine amplitude, using balanced drives). When
using a 3 V supply, the maximum differential input may still be
as high as –3 dBV (1 V sine amplitude), and the corresponding
RSSI output of 2.1 V, that is, 20 mV/dB
× (0 + 105) dB is also
guaranteed.


Numéro de pièce similaire - AD8309-EVAL

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD8309-EVAL AD-AD8309-EVAL Datasheet
311Kb / 20P
   5 MHz.500 MHz 100 dB Demodulating Logarithmic Amplifier with Limiter Output
REV. B
More results

Description similaire - AD8309-EVAL

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD8309 AD-AD8309_15 Datasheet
315Kb / 20P
   5 MHz??00 MHz 100 dB Demodulating Logarithmic Amplifier with Limiter Output
REV. B
AD8309 AD-AD8309 Datasheet
311Kb / 20P
   5 MHz.500 MHz 100 dB Demodulating Logarithmic Amplifier with Limiter Output
REV. B
AD8306 AD-AD8306_15 Datasheet
401Kb / 16P
   5 MHz??00 MHz 100 dB High Precision Limiting-Logarithmic Amplifier
REV. A
AD641 AD-AD641 Datasheet
256Kb / 16P
   250 MHz Demodulating Logarithmic Amplifier
REV. C
AD641 AD-AD641_15 Datasheet
260Kb / 16P
   250 MHz Demodulating Logarithmic Amplifier
REV. C
AD641 AD-AD641_16 Datasheet
320Kb / 17P
   250 MHz Demodulating Logarithmic Amplifier
AD606 AD-AD606 Datasheet
448Kb / 12P
   50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output
REV. B
AD606 AD-AD606_15 Datasheet
452Kb / 12P
   50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output
REV. B
AD640 AD-AD640 Datasheet
278Kb / 16P
   DC-Coupled Demodulating 120 MHz Logarithmic Amplifier
REV. C
AD640 AD-AD640_15 Datasheet
240Kb / 16P
   DC-Coupled Demodulating 120 MHz Logarithmic Amplifier
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com