Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD7476AAKSZ-500RL7 Fiches technique(PDF) 8 Page - Analog Devices

No de pièce AD7476AAKSZ-500RL7
Description  2.35 V to 5.25 V, 1 MSPS 12-/10-/8-Bit ADCs in 6-Lead SC70
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD7476AAKSZ-500RL7 Fiches technique(HTML) 8 Page - Analog Devices

Back Button AD7476AAKSZ-500RL7 Datasheet HTML 4Page - Analog Devices AD7476AAKSZ-500RL7 Datasheet HTML 5Page - Analog Devices AD7476AAKSZ-500RL7 Datasheet HTML 6Page - Analog Devices AD7476AAKSZ-500RL7 Datasheet HTML 7Page - Analog Devices AD7476AAKSZ-500RL7 Datasheet HTML 8Page - Analog Devices AD7476AAKSZ-500RL7 Datasheet HTML 9Page - Analog Devices AD7476AAKSZ-500RL7 Datasheet HTML 10Page - Analog Devices AD7476AAKSZ-500RL7 Datasheet HTML 11Page - Analog Devices AD7476AAKSZ-500RL7 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
AD7476A/AD7477A/AD7478A
Rev. F | Page 8 of 28
TIMING SPECIFICATIONS
VDD = 2.35 V to 5.25 V; TA = TMIN to TMAX, unless otherwise noted.1
Table 4.
Parameter
Limit at TMIN, TMAX
Unit
Description
fSCLK2
10
kHz min3
A, B grades
20
kHz min3
Y grade
20
MHz max
tCONVERT
16 × tSCLK
AD7476A
14 × tSCLK
AD7477A
12 × tSCLK
AD7478A
tQUIET
50
ns min
Minimum quiet time required between bus relinquish
and start of next conversion
t1
10
ns min
Minimum CS pulse width
t2
10
ns min
CS to SCLK setup time
t34
22
ns max
Delay from CS until SDATA three-state disabled
t44
40
ns max
Data access time after SCLK falling edge
t5
0.4 tSCLK
ns min
SCLK low pulse width
t6
0.4 tSCLK
ns min
SCLK high pulse width
t75
SCLK to data valid hold time
10
ns min
VDD ≤ 3.3 V
9.5
ns min
3.3 V < VDD ≤ 3.6 V
7
ns min
VDD > 3.6 V
t86
36
ns max
SCLK falling edge to SDATA high impedance
t7 values also apply to t8 minimum values
ns min
SCLK falling edge to SDATA high impedance
tPOWER-UP7
1
μs max
Power-up time from full power-down
1
Guaranteed by characterization. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2
Mark/space ratio for the SCLK input is 40/60 to 60/40.
3
Minimum fSCLK at which specifications are guaranteed.
4
Measured with the load circuit shown in Figure 2, and defined as the time required for the output to cross 0.8 V or 1.8 V when VDD = 2.35 V, and
0.8 V or 2.0 V for VDD > 2.35 V.
5
Measured with a 50 pF load capacitor.
6
t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit shown in Figure 2. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. Therefore, the time, t8, quoted in the timing characteristics is the true bus
relinquish time of the part and is independent of the bus loading.
7
See the Power-Up Time section.


Numéro de pièce similaire - AD7476AAKSZ-500RL7

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7476AAKS-500RL7 AD-AD7476AAKS-500RL7 Datasheet
580Kb / 24P
   2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
REV. C
AD7476AAKS-REEL AD-AD7476AAKS-REEL Datasheet
580Kb / 24P
   2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
REV. C
AD7476AAKS-REEL7 AD-AD7476AAKS-REEL7 Datasheet
580Kb / 24P
   2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
REV. C
More results

Description similaire - AD7476AAKSZ-500RL7

FabricantNo de pièceFiches techniqueDescription
logo
Analog Devices
AD7476A AD-AD7476A_15 Datasheet
689Kb / 29P
   2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
Rev. F
AD7476A AD-AD7476A Datasheet
580Kb / 24P
   2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
REV. C
AD7477A AD-AD7477A_15 Datasheet
689Kb / 29P
   2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
Rev. F
AD7478A AD-AD7478A_15 Datasheet
689Kb / 29P
   2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
Rev. F
AD7922 AD-AD7922_15 Datasheet
392Kb / 32P
   2-Channel, 2.35 V to 5.25 V, 1 MSPS, 10-/12-Bit ADCs
REV. 0
AD7912 AD-AD7912_15 Datasheet
392Kb / 32P
   2-Channel, 2.35 V to 5.25 V, 1 MSPS, 10-/12-Bit ADCs
REV. 0
AD7912 AD-AD7912 Datasheet
386Kb / 32P
   2-Channel, 2.35 V to 5.25 V, 1 MSPS, 10-/12-Bit ADCs
REV. 0
AD7911 AD-AD7911 Datasheet
312Kb / 28P
   2-Channel, 2.35 V to 5.25 V 250 kSPS, 10-/12-Bit ADCs
REV. 0
AD7921ARMZ AD-AD7921ARMZ Datasheet
353Kb / 28P
   2-Channel, 2.35 V to 5.25 V 250 kSPS, 10-/12-Bit ADCs
REV. A
AD7911 AD-AD7911_11 Datasheet
353Kb / 28P
   2-Channel, 2.35 V to 5.25 V 250 kSPS, 10-/12-Bit ADCs
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com